

April 1999

# FDN359AN N-Channel Logic Level PowerTrench™ MOSFET

## **General Description**

This N-Channel Logic Level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

## **Features**

- Very fast switching.
- Low gate charge (5nC typical).
- High power version of industry standard SOT-23 package. Identical pin out to SOT-23 with 30% higher power handling capability.







## **Absolute Maximum Ratings** $T_A = 25^{\circ}$ C unless other wise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	30	V
V <sub>GSS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub>	Maximum Drain Current - Continuous (Note 1a)	2.7	Α
	- Pulsed	15	
P <sub>D</sub>	Maximum Power Dissipation (Note 1a)	0.5	W
- I	(Note 1b)	0.46	
T <sub>J</sub> ,T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150	°C
THERMAL	CHARACTERISTICS		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
R <sub>euc</sub>	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

Symbol	Parameter	ter Conditions				Max	Units
OFF CHAR	ACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$				V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to	I <sub>D</sub> = 250 μA, Referenced to 25 °C		23		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \ V_{GS} = 0 \text{ V}$			1	μΑ	
			$T_J = 55^{\circ}C$			10	μA
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
	CTERISTICS (Note)					ı	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1	1.6	3	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to	25 °C		-4		mV/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 2.7 \text{ A}$			0.037	0.046	Ω
()			T <sub>J</sub> =125°C		0.055	0.075	
		$V_{GS} = 4.5 \text{ V}, I_D = 2.4 \text{ A}$			0.049	0.06	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, \ V_{DS} = 5 \text{ V}$		15			Α
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 2.7 \text{ A}$			9.5		S
DYNAMIC C	HARACTERISTICS	<u>.</u>			•		•
C <sub>iss</sub>	Input Capacitance $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$				480		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		120		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance						pF
SWITCHING	CHARACTERISTICS (Note)						
t <sub>D(on)</sub>	Tum - On Delay Time $V_{DD} = 5 \text{ V}, I_{D} = 1 \text{ A},$				6	12	ns
t <sub>r</sub>	Turn - On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$			24	ns
$t_{D(off)}$	Turn - Off Delay Time					27	ns
t <sub>f</sub>	Turn - Off Fall Time				4	10	ns
$Q_g$	Total Gate Charge	$V_{DS} = 10 \text{ V}, I_{D} = 2.7 \text{ A}, $ $V_{GS} = 5 \text{ V}$		5	7	nC	
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 5 V			1.4		nC
$Q_{gd}$	Gate-Drain Charge				1.6		nC
DRAIN-SOL	JRCE DIODE CHARACTERISTICS AND MA	AXIMUM RATINGS					
l <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current					0.42	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 0.42 \text{ A}$ (Note		0.65	1.2	V	

Typical  $R_{\mbox{\tiny BJA}}$  using the board layouts shown below on FR-4 PCB in a still air environment :



a. 250°C/W when mounted on a 0.02 in² pad of 2oz Cu.



b. 270°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2.0%.

<sup>1.</sup> R<sub>gus</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>gus</sub> is guaranteed by design while  $\boldsymbol{R}_{\text{\tiny QCA}}$  is determined by the user's board design.

# **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Typical Electrical Characteristics**




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design.



# SuperSOT<sup>™</sup>-3 Tape and Reel Data and Package Dimensions, continued

# SSOT-3 Embossed Carrier Tape




**User Direction of Feed** 

Dimensions are in millimeter														
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	т	Wc	Тс
SSOT-3 (8mm)	3.15 +/-0.10	2.77 +/-0.10	8.0 +/-0.3	1.55 +/-0.05	1.00 +/-0.125	1.75 +/-0.10	6.25 min	3.50 +/-0.05	4.0 +/-0.1	4.0 +/-0.1	1.30 +/-0.10	0.228 +/-0.013	5.2 +/-0.3	0.06 +/-02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation




Sketch B (Top View)
Component Rotation



Sketch C (Top View)

Component lateral movement


## SSOT-3 Reel Configuration: Figure 4.0




Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
8mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9
8mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9

# SuperSOT™-3 Tape and Reel Data and Package Dimensions, continued


# SuperSOT™-3 (FS PKG Code 32)






Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0097





NOTES : UNLESS OTHERWISE SPECIFIED

SUPER SOT , 3 LEADS

- 1. STANDARD LEAD FINISH TO BE 150 MICROINCHES / 3.81 MICROMETERS MINIMUM TIN/LEAD (SOLDER) ON COPPER.
- 2. NO JEDEC REGISTRATION AS OF DEC. 1995.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX<sup>TM</sup> ISOPLANAR<sup>TM</sup> CoolFET<sup>TM</sup> MICROWIRE<sup>TM</sup>

CROSSVOLT<sup>TM</sup> POP<sup>TM</sup>

E<sup>2</sup>CMOS<sup>™</sup> PowerTrench<sup>™</sup>

FACT<sup>TM</sup> QS<sup>TM</sup>

 $\begin{array}{lll} \text{FACT Quiet Series}^{\text{TM}} & \text{Quiet Series}^{\text{TM}} \\ \text{FAST}^{\otimes} & \text{SuperSOT}^{\text{TM}}\text{-3} \\ \text{FASTr}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-6} \\ \text{GTO}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-8} \\ \text{HiSeC}^{\text{TM}} & \text{TinyLogic}^{\text{TM}} \\ \end{array}$ 

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition					
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.					
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.					
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.					