捷多邦,专业PCB打样工厂,24小时加急出货



October 2001

FDS6898AZ

FDS6898AZ

Dual N-Channel Logic Level PWM Optimized PowerTrench[®] MOSFET


General Description


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- 9.4 A, 20 V $\begin{array}{c} R_{DS(ON)} = 14 \ m\Omega \ @ \ V_{GS} = 4.5 \ V \\ R_{DS(ON)} = 18 \ m\Omega \ @ \ V_{GS} = 2.5 \ V \end{array}$
- Low gate charge (16 nC typical)
- ESD protection diode (note 3)
- High performance trench technology for extremely
 low R_{DS(ON)}
- High power and current handling capability





Absolute Maximum Ratings T_{A=25°C unless otherwise noted}


Symbol	Parameter			Ratings	Units
V _{DSS}	Drain-Source Voltage		20	V	
V _{GSS}	Gate-Source Voltage		± 12	V	
ID	Drain Curre	ent – Continuous	(Note 1a)	9.4	А
		– Pulsed		38	~ 121
PD	Power Dissipation for Dual Operation		2	W	
	Power Diss	ipation for Single Operatio	n (Note 1a)	1.6	0750-
			(Note 1b)	L WWW	
			(Note 1c)	0.9	
T _J , T _{STG}	Operating a	and Storage Junction Tem	perature Range	-55 to +150	°C
Therma	I Charac	teristics	M		
R _{0JA}	Thermal Re	Thermal Resistance, Junction-to-Ambient (Note 1a)		78	°C/W
R _{eJC}	Thermal Resistance, Junction-to-Case (Note 1)		40	°C/W	
Packag	e Markin	g and Ordering I	nformation		
	Marking	Device	Reel Size	Tape width	Quantity
Device	manning				

zsc.com

	_			_		
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0~V, \qquad I_{D}=250~\mu A$	20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	I_D = 250 µA, Referenced to 25°C		21		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16 V$, $V_{GS} = 0 V$			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$			10	μΑ
I _{GSSR}	Gate–Body Leakage, Reverse	$V_{GS} = -12 \ V, V_{DS} = 0 \ V$			-10	μΑ
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	0.5	1	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-3.5		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance			10 13 14	14 18 21	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5V, V_{DS} = 5V$	19			Α
g fs	Forward Transconductance	$V_{DS} = 5 V$, $I_D = 9.4 A$		47		S
Dynamic	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$		1821		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		440		pF
C _{rss}	Reverse Transfer Capacitance			208		pF
Switchin	ng Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 10 V$, $I_D = 1 A$,		10	20	ns
t _r	Turn–On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \ \Omega$		15	27	ns
t _{d(off)}	Turn–Off Delay Time			34	55	ns
t _f	Turn–Off Fall Time			16	29	ns
Qg	Total Gate Charge	$V_{\text{DS}}=10~V, ~~I_{\text{D}}=9.4~\text{A}, \label{eq:VDS}$		16	23	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 4.5 V		3		nC
Q _{gd}	Gate-Drain Charge			4		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain–Source Diode Forward Current 1.3 A				Α	
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = 1.3 A$ (Note 2)		0.7	1.2	V


1. R_{6JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

copper










2000

c) 135°C/W when mounted on a minimum mounting pad.


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied



FDS6898AZ



TRADEMARKS				
8 8	ed and unregistered tradema austive list of all such trader	arks Fairchild Semiconductor on marks.	owns or is authorized to us	se and is
ACEx [™] Bottomless [™] CoolFET [™] <i>CROSSVOLT</i> [™] DenseTrench [™] DOME [™] EcoSPARK [™] E ² CMOS [™] EnSigna [™] FACT [™] FACT Quiet Series [™]	FAST [®] FASTr [™] FRFET [™] GlobalOptoisolator [™] GTO [™] HiSeC [™] ISOPLANAR [™] LittleFET [™] MicroFET [™] MicroPak [™] MICROWIRE [™]	OPTOLOGIC [™] OPTOPLANAR [™] PACMAN [™] POP [™] Power247 [™] PowerTrench [®] QFET [™] QS [™] QT Optoelectronics [™] Quiet Series [™] SILENT SWITCHER [®]	SMART START [™] STAR*POWER [™] SuperSOT [™] -3 SuperSOT [™] -6 SuperSOT [™] -8 SyncFET [™] TinyLogic [™] TruTranslation [™] UHC [™] UltraFET [®]	VCX™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.