



International Rectifier

REPETITIVE AVALANCHE AND dv/dt RATED
IRFE430
JANTX2N6802U
JANTXV2N6802U

[REF:MIL-PRF-19500/557]

N-CHANNEL

500Volt, 1.50Ω, HEXFET

The leadless chip carrier (LCC) package represents the logical next step in the continual evolution of surface mount technology. The LCC provides designers the extra flexibility they need to increase circuit board density. International Rectifier has engineered the LCC package to meet the specific needs of the power market by increasing the size of the bottom source pad, thereby enhancing the thermal and electrical performance. The lid of the package is grounded to the source to reduce RF interference.

HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and electrical parameter temperature stability. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits, and virtually any application where high reliability is required.

Provisional Data Sheet No. PD - 9.1719

IRFE430
JANTX2N6802U
JANTXV2N6802U

[REF:MIL-PRF-19500/557]

Product Summary

Part Number	BVDSS	RDS(on)	ID
IRFE430	500V	1.50Ω	2.5A

Features:

- Hermetically Sealed
- Simple Drive Requirements
- Ease of Parallelizing
- Small footprint
- Surface Mount
- Lightweight

Absolute Maximum Ratings

	Parameter	IRFE430, JANTX-, JANTXV-, 2N6802U	Units
ID @ VGS = 10V, TC = 25°C	Continuous Drain Current	2.5	
ID @ VGS = 10V, TC = 100°C	Continuous Drain Current	1.5	A
IDM	Pulsed Drain Current ①	11	
PD @ TC = 25°C	Max. Power Dissipation	25	W
	Linear Derating Factor	0.20	W/K ⑤
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	0.31	mJ
dv/dt	Peak Diode Recovery dv/dt ③	6.2	V/ns
TJ	Operating Junction	-55 to 150	
TSTG	Storage Temperature Range		°C
	Surface Temperature	300 (for 5 seconds)	
	Weight	0.42 (typical)	g



IRFE430, JANTX-, JANTXV-, 2N6802U Device

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS} = 0\text{ V}, I_D = 1.0\text{mA}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.59	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	1.50	Ω	$V_{GS} = 10\text{V}, I_D = 1.5\text{A}$ ④
	On-State Resistance	—	—	1.725		$V_{GS} = 10\text{V}, I_D = 2.5\text{A}$
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	2.0	—	—	S (mS)	$V_{DS} > 15\text{V}, I_{DS} = 1.5\text{A}$ ④
IDSS	Zero Gate Voltage Drain Current	—	—	25	μA	$V_{DS} = 0.8 \times \text{Max Rating}, V_{GS}=0\text{V}$
		—	—	250		$V_{DS} = 0.8 \times \text{Max Rating}$ $V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
IGSS	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 20\text{ V}$
IGSS	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20\text{V}$
Qg	Total Gate Charge	—	—	30	nC	$V_{GS} = 10\text{V}, I_D = 2.5\text{A}$
Qgs	Gate-to-Source Charge	—	—	4.5		$V_{DS} = \text{Max Rating} \times 0.5$
Qgd	Gate-to-Drain ('Miller') Charge	—	—	28		
$t_{d(on)}$	Turn-On Delay Time	—	—	30	ns	$V_{DD} = 250\text{V}, I_D = 2.5\text{A}, R_G = 7.5\Omega$
t_r	Rise Time	—	—	30		
$t_{d(off)}$	Turn-Off Delay Time	—	—	55		
t_f	Fall Time	—	—	30		
L _D	Internal Drain Inductance	—	1.8	—	nH	Measured from drain pad to die.
L _S	Internal Source Inductance	—	4.3	—		Measured from center of source pad to the end of source bonding wire.
C _{iss}	Input Capacitance	—	750	—	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{ V}$ $f = 1.0\text{MHz}$
C _{oss}	Output Capacitance	—	240	—		
C _{rss}	Reverse Transfer Capacitance	—	67	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	2.5	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	11		
V _{SD}	Diode Forward Voltage	—	—	1.4	V	$T_J = 25^\circ\text{C}, I_S = 2.5\text{A}, V_{GS} = 0\text{V}$ ④
t _{rr}	Reverse Recovery Time	—	—	900	ns	$T_J = 25^\circ\text{C}, I_F = 2.5\text{A}, dI/dt \leq 100\text{A}/\mu\text{s}$
Q _{RR}	Reverse Recovery Charge	—	—	2.0	μC	$V_{DD} \leq 50\text{V}$ ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	5.0	K/W ⑤	Soldered to a copper clad PC board
R _{thJPCB}	Junction-to-PC Board	—	—	19		

Details of notes ① through ⑤ are on the last page



IRFE430, JANTX-, JANTXV-, 2N6802U Device




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature



IRFE430, JANTX-, JANTXV-, 2N6802U Device




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area



IRFE430, JANTX-, JANTXV-, 2N6802U Device




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



IRFE430, JANTX-, JANTXV-, 2N6802U Device




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit



IRFE430, JANTX-, JANTXV-, 2N6802U Device

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETs




IRFE430, JANTX-, JANTXV-, 2N6802U Device

Notes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
Refer to current HEXFET reliability report.
- ② @ $V_{DD} = 50$ V, Starting $T_J = 25^\circ\text{C}$,
 $EAS = [0.5 * L * (I_L^2)]$
Peak $I_L = 2.5\text{A}$, $V_{GS} = 10$ V, $25 \leq R_G \leq 200\Omega$
- ③ $I_{SD} \leq 2.5\text{A}$, $dI/dt \leq 86 \text{ A}/\mu\text{s}$,
 $V_{DD} \leq BV_{DSS}$, $T_J \leq 150^\circ\text{C}$
Suggested $R_G = 2.35\Omega$
- ④ Pulse width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2\%$
- ⑤ K/W = $^\circ\text{C}/\text{W}$

Case Outline and Dimensions — Leadless Chip Carrier (LCC) Package



NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

IR Case Style Leadless Chip Carrier (LCC)

International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

<http://www.irf.com/> Data and specifications subject to change without notice. 12/97

www.irf.com