

January 2000

FM27C040 4,194,304-Bit (512K x 8) High Performance **CMOS EPROM**

General Description

The FM27C040 is a high performance, 4,194,304-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 512K words of 8 bits each. Its pin-compatibility with byte-wide JEDEC EPROMs enables upgrades through 8 Mbit EPROMs. The "Don't Care" feature on VPP during read operations allows memory expansions from 1M to 8 Mbits with no printed circuit board changes.

The FM27C040 provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 120ns access time provides high speed operation with high-performance CPUs. The FM27C040 offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently used software routines are quickly executed from EPROM storage, greatly enhancing system utility.


The FM27C040 is manufactured using Fairchild's advanced CMOS AMG™ EPROM technology.

Features

- High performance CMOS
 - -120, 150ns access time*
- Simplified upgrade path
 - —V_{PP} is a "Don't Care" during normal read operation
- Manufacturer's identification code
- WWW.DZSC.COM ■ JEDEC standard pin configuration
 - -32-pin PDIP
 - -32-pin PLCC
 - -32-pin CERDIP


*Note: New revision meets 70ns. Please check with factory for availability.

Block Diagram



DS800033-1

Connection Diagrams



Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the FM27C040 pin.

DS800033-2

Commercial Temperature Range (0°C to +70°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
FM27C040 Q, N, V 90	90
FM27C040 Q, N, V 120	120
FM27C040 Q, N, V 150	150

• All versions are guaranteed to function for slower speeds.

Pin Names

A0-A18	Addresses
CE/PGM	Chip Enable/Program
ŌĒ	Output Enable
00–07	Outputs
XX	Don't Care (During Read)

Extended Temperature Range (-40°C to +85°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
FM27C040 QE, NE, VE 90	90
FM27C040 QE, NE, VE 120	120
FM27C040 QE, NE, VE 150	150

Package Types: FM27C040 Q, N,V XXX Q = Quartz-Windowed Ceramic DIP

N = Plastic DIP

V = PLCC

• All packages conform to the JEDEC standard.

Absolute Maximum Ratings (Note 1)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

All Input Voltages except A9 with

Respect to Ground -0.6V to +7V

V_{PP} and A9 with Respect to Ground -0.6V to +14V

V_{CC} Supply Voltage with Respect to Ground

Respect to Ground -0.6V to +7V

ESD Protection >2000V

All Output Voltages with Respect to Ground

 V_{CC} +1.0V to GND - 0.6V

Operating Range

Range	Temperature	V _{cc}	Tolerance
Commercial	0°C to +70°C	+5V	±10%
Industrial	-40°C to +85°C	+5V	±10%

Read Operation

DC Electrical Characteristics Over operating range with $V_{PP} = V_{CC}$

Symbol	Parameter	Test Cond	ditions	Min	Max	Units
V _{IL}	Input Low Level			-0.5	0.8	V
V _{IH}	Input High Level			2.0	V _{CC} +1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -2.5 mA		3.5		V
I _{SB1}	V _{CC} Standby Current (CMOS)	$\overline{CE} = V_{CC} \pm 0.3V$			100	μΑ
I _{SB2}	V _{CC} Standby Current	CE = V _{IH}			1	mA
I _{CC}	V _{CC} Active Current	$\overline{CE} = \overline{OE} = V_{IL},$ $I/O = 0 \text{ mA}$	f=5 MHz		30	mA
I _{PP}	V _{PP} Supply Current	$V_{PP} = V_{CC}$	1		10	μΑ
V _{PP}	V _{PP} Read Voltage			V _{CC} - 0.4	V _{CC}	V
I _{LI}	Input Load Current	V _{IN} = 5.5V or GNI	D	-1	1	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = 5.5V or GI	ND	-10	10	μΑ

AC Electrical Characteristics Over operating range with $V_{PP} = V_{CC}$

Symbol	Parameter	12	20	15	Units	
		Min	Max	Min	Max	
t _{ACC}	Address to Output Delay		120		150	
t _{CE}	CE to Output Delay		120		150	
t _{OE}	OE to Output Delay		50		50	
t _{DF} (Note 2)	Output Disable to Output Float		45		55	ns
t _{OH} (Note 2)	Output Hold from Addresses \overline{CE} or \overline{OE} , Whichever Occurred First	0		0		

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter Conditions		Тур	Max	Units
C _{IN}	Input Capacitance	$V_{IN} = 0V$	9	15	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	12	15	pF

AC Test Conditions

Output Load 1 TTL Gate and C₁ = 100 pF (Note 8)


Input Rise and Fall Times ≤5 ns

Input Pulse Levels 0.45V to 2.4V

Timing Measurement Reference Level (Note 10)

0.8V and 2V Inputs Outputs' 0.8V and 2V

AC Waveforms (Notes 6, 7, 9)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

 $\textbf{Note 3:} \ \ \overline{\text{OE}} \ \text{may be delayed up to} \ t_{\text{ACC}} \cdot t_{\text{OE}} \ \text{after the falling edge of} \ \overline{\text{CE}} \ \text{without impacting} \ t_{\text{ACC}}.$

Note 4: The t_{DF} and t_{CF} compare level is determined as follows: High to $TRI-STATE^{\otimes}$, the measured V_{OH1} (DC) - 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using $\overline{\text{OE}}$ or $\overline{\text{CE}}$.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between $V_{\rm CC}$ and GND.


Note 7: The outputs must be restricted to V_{CC} + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate: I_{OL} = 1.6 mA, I_{OH} = -400 $\mu A.$ C_L : 100 pF includes fixture capacitance.

Note 9: V_{PP} may be connected to V_{CC} except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Programming Waveform (Note 13)



DS800033-5

Programming Characteristics (Notes 11, 12, 13, 14)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{AS}	Address Setup Time		1			μs
t _{OES}	OE Setup Time		1			μs
t _{DS}	Data Setup Time		1			μs
t _{VPS}	V _{PP} Setup Time		1			μs
t _{VCS}	V _{CC} Setup Time		1			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		1			μs
t _{DF}	Output Enable to Output Float Delay	CE/PGM = X	0		60	ns
t _{PW}	Program Pulse Width		45	50	105	μs
t _{OE}	Data Valid from OE	CE/PGM = X			100	ns
I _{PP}	V _{PP} Supply Current during Programming Pulse	CE/PGM = V _{IL}			30	mA
I _{cc}	V _{CC} Supply Current				30	mA
T _A	Temperature Ambient		20	25	30	°C
V _{CC}	Power Supply Voltage		6.25	6.5	6.75	V
V _{PP}	Programming Supply Voltage		12.5	12.75	13.0	V
t _{FR}	Input Rise, Fall Time		5			ns
V _{IL}	Input Low Voltage		-0.1	0.0	0.45	V
V _{IH}	Input High Voltage		2.4	4.0		V
t _{IN}	Input Timing Reference Voltage		0.8		2.0	V
t _{OUT}	Output Timing Reference Voltage		0.8		2.0	V


Note 11: Fairchild's standard product warranty applies only to devices programmed to specifications described herein.

Note 12: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC} .

Note 13: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 14: During power up the $\overline{\text{CE}}/\overline{\text{PGM}}$ pin must be brought high ($\geq V_{IH}$) either coincident with or before power is applied to V_{PP} .

Turbo Programming Algorithm Flow Chart



DS800033-6

Note: The standard National Semiconductor algorithm may also be used with it will have longer programming time.

FIGURE 1.

Functional Description DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table 1. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $\rm V_{CC}$ and $\rm V_{PP}$. The $\rm V_{PP}$ power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The $\rm V_{CC}$ power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE/PGM) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs $t\overline{OE}$ after the falling edge of \overline{OE} , assuming that \overline{CE}/PGM has been low and addresses have been stable for at least t_{ACC} - t_{OE} .

Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from of 65 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the CE/PGM input. When in standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the $\overline{\text{OE}}$ input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

Output OR-Typing

Because the EPROM is usually used in larger memory arrays, Fairchild has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- 1. the lowest possible memory power dissipation, and
- 2. complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{\text{CE}}/\overline{\text{PGM}}$ be decoded and used as the primary device selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 1 (V_{PP}) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the V_{PP} power

supply is at 12.75V and \overline{OE} is at V_{IH} . It is required that at least a 0.1 μ F capacitor be placed across V_{PP} , V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\text{CE/PGM}}$ input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Turbo Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 50 μ s pulses until it verifies good, up to a maximum of 10 pulses. Most memory cells will program with a single 50 μ s pulse. (The standard National Semiconductor Algorithm may also be used but it will have longer programming time.)

The $\overline{\text{EPROM}}$ must not be programmed with a DC signal applied to the $\overline{\text{CE/PGM}}$ input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the pro-gramming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text{CE}/\text{PGM}}$ input programs the paralleled EPROM.

Program Inhibit

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for $\overline{CE/PGM}$ all like in-puts (including \overline{OE}) of the parallel EPROMs may be com-mon. A TTL low level program pulse applied to an EPROM's $\overline{CE/PGM}$ input with V_{PP} at 12.75V will program that EPROM. A TTL high level $\overline{CE/PGM}$ input inhibits the other EPROMs from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 12.75V. V_{PP} must be at $V_{CC},$ except during programming and program verify.

AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table 2, specifically identifies the manufacturer and device type. The code for FM27C040 is "8F08", where "8F" designates that it is made by Fairchild Semiconductor, and "08" designates a 4 Megabit (512K \times 8) part.

The code is accessed by applying 12V $\pm 0.5V$ to address pin A9. Addresses A1–A8, A10–A18, and all control pins are held at V_{IL} . Address pin A0 is held at V_{IL} for the manufacturer's code, and held at V_{IH} for the device code. The code is read on the eight data pins, O0 –O7 . Proper code access is only guaranteed at $25^{\circ}C \pm 5^{\circ}C$.

Functional Description (Continued) ERASURE CHARACTERISTICS

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity X exposure time) for erasure should be minimum of 15W-sec/cm².

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increase as the square of the distance from the lamp. (If distance is doubled the erasure time increases by factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should

be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, $\rm I_{\rm CC},\ has\ three$ segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent of the output capacitance loading of the device. The associated $V_{\rm CC}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Mode Selection

The modes of operation of the FM27C040 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A9 for device signature.

TABLE 1. Modes Selection


Pins	CE/PGM	OE	V _{PP}	V _{cc}	Outputs
Mode					
Read	V _{IL}	V _{IL}	X (Note 15)	5.0V	D _{OUT}
Output Disable	Х	V _{IH}	Х	5.0V	High Z
Standby	V _{IH}	Х	Х	5.0V	High Z
Programming	V _{IL}	V _{IH}	12.75V	6.25V	D _{IN}
Program Verify	Х	V _{IL}	12.75V	6.25V	D _{OUT}
Program Inhibit	V _{IH}	V _{IH}	12.75V	6.25V	High Z


Note 15: X can be V_{IL} or V_{IH}


TABLE 2. Manufacturer's Identification Code

Pins	A0 (12)	A9 (26)	O7 (21)	O6 (20)	O5 (19)	O4 (18)	O3 (17)	O2 (15)	O1 (14)	O0 (13)	Hex Data
Manufacturer Code	V _{IL}	12V	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	12V	0	0	0	0	1	0	0	0	08


Physical Dimensions inches (millimeters) unless otherwise noted









32-Lead EPROM Ceramic Dual-In-Line Package (Q)
Order Number FM27C040QXXX
Package Number J32AQ



32-Lead PLCC Package (V)
Order Number FM27C040VXXX
Package Number VA32A

Physical Dimensions inches (millimeters) unless otherwise noted





32-Lead PDIP Package Order Number FM27C040NXXX

Life Support Policy

Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Americas
Customer Response Center
Tel. 1-888-522-5372 Fairchild Semiconductor

+44 (0) 1793-856858 Deutsch Tel: +49 (0) 8141-6102-0 English Français +44 (0) 1793-856856 +33 (0) 1-6930-3696 +39 (0) 2-249111-1

Fairchild Semiconductor Hong Kong 8/F, Room 808, Empire Centre

68 Mody Road, Tsimshatsui East Kowloon. Hong Kong Tel; +852-2722-8338 Fax: +852-2722-8383

Fairchild Semiconductor Japan Ltd. 4F, Natsume Bldg. 2-18-6, Yushima, Bunkyo-ku Tokyo, 113-0034 Japar Tel: 81-3-3818-8840 Fax: 81-3-3818-8841