

Preliminary March 2001

# FM3565 CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID

#### **General Description**

The Fairchild FM3565 replaces the PC motherboard's CPU configuration switches with an electronic implementation, consisting of a 5-bit multiplexed port, standard 2-wire bus interface, and non-volatile latches with external hardware control.


The FM3565 multiplexes the I-port input signals with two internal non-volatile registers that can be loaded through the serial port. The multiplexer output is under hardware control, and is determined by the inputs  $\overline{\text{OVRD}}$ , MUXSEL, and A/B. Pull-up resistors are provided on the input port to accommodate connections to open drain outputs and to eliminate the need for external resistors. The device has open-drain outputs for easy interface to devices with different  $V_{\text{DD}}$  Levels.

The serial port is an IIC compatible slave-only interface and supports both 100kbit and 400kbit modes of operation. The port is used to read the I-Port and to write data to the internal non-volatile registers. The FM3565 is fabricated with advanced CMOS technology to achieve high density and low power operation.

#### **Features**


- Extended Operating Voltage Range 3.0V-5.5V
- IIC Compatible Slave Interface.
- ESD performance: Human body model > 2000V
- Open-Drain Outputs

#### **Block Diagram**









Order Number	Package Number	Package Description						
FM3565MT20	MTC20	20-Pin TSSOP						
FM3565MT20X	MTC20	20-Pin TSSOP T & R						
FM3565M20	M20B	20 Pin SO						
FM3565M20X	M20B	20 Pin SO T & R						
For all other con	For all other combinations, check with Fairchild Marketing/Sales							

### **Pin Connection Diagram**

## 20-Pin Packages FM3565

SCL	1	$\vee$	20	V <sub>cc</sub>
SDA	2		19	ASEL
OVRD	3		18	WP
10	4		17	NC NC
l1	5		16	MUXSEI
I2	6		15	Y0
I3	7		14	Y1
I4	8		13	Y2
A/B	9		12	Y3
GND	10		11	Y4
				I

#### **Pin Description**

Pin Name	Description
I [0:4]	Data Inputs w/Pullups (10K-40K)
Y [0:4]	Open-Drain Data Outputs
SCL	Serial Port Clock Input (120K pullup)
OVRD	Override Input. Sets all outputs to 0
WP	Write Protect Input
NC	No Connect
MUXSEL	Multiplex Select Input
A/B	Level Select Input
ASEL	Address Select Input
SDA	Serial Port Data I/O (120K pullup)

#### **Functional Description**

The FM3565 block diagram is shown in Figure 1.

#### **Operational Modes**

During standard operation, the device will pass data to the Y-Port either from the I-Port or from one of the internally stored Non-Volatile Register values.

The I-port values are generated from the motherboard of the system and may be hardwired or driven by another device. Pullup resistors are provided on the device to accommodate this device being driven by open-drain output drivers. The device expects standard CMOS input signals. The outputs (Y0-Y4) operate in the open-drain mode. The  $\overline{\text{OVRD}}$  (override) input, when set to 0, will cause all the outputs to be set to 0. The WP signal, if set to logic 1, will prevent data from being written to the non-volatile register.

The functioning of this device is described by the truth table in Table 1.

#### **Output Port: Y0-Y4**

The output port is an open-drain output to allow for easy connection to devices running at different voltage levels. The port is always active and either passes the value on the I-Port or data from one of the internal non-volatile registers (SOPRA/B). Changing the Mux Path is accomplished using the external hardware controls – OVRD, MUXSEL, and A/B.

#### **Register Description**

The FM3550/60 has 3 registers in total. These registers are made up of a combination of read-only, write-only and read/write bits. The two registers are listed below.

Serial Output Port Register A(SOPRA) Address: 00H - A read/write register that contains the new value of SOPRA.

Serial Output Port Register B(SOPRB) Address: 01H - A read/write register that contains the new value for SOPRB.

Parallel Input Port Register (PIPR) Address: 02H - A read-only register that is loaded with the 5-bit value of the I-Port.

#### Serial Output Port Register (SOPR)

(Address 000b and 001b)

MXSB	MXSA		Data Field					
0	0	15	0	13	12	I1	10	
b7	b6	b5	b4	b3	b2	B1	b0	

b7-b6 - Multiplexer Select Bits (MXSB,MXSA)

00 - Multiplexer passes the SOPR(A).

01 - Multiplexer passer the SOPR(B).

10 - Multiplexer defaults to passing the I-Port Value.

b5, b3-b0 - Data Field. New value to be output through the multiplexer.

#### Parallel Input Port Register (PIPR)

(Address 002b)

Ad	dress F	ield		Data	Field		
0	0	0	14	13	12	I1	10
b7	b6	b5	b4	b3	b2	B1	b0

b7-b5 - Address field. Value is always 000

b4-b0 - Data Field. Value is equal to the value on the I-Port.

The external Port Register captures the value on the I-Port. Data is latched into this register on the first clock after a start condition is seen. This insures that a valid value will always be in this register if it is read. This register is a-read only register with respect to the IIC port.

OVRD	MUXSEL	A/B	Mux_outputs
0	0	Х	all 0's
0	1	Х	Mux_inputs
1	0	0	From Non-volatile register (SOPRB)
1	0	1	From Non-volatile register (SOPRA)
1	1	Х	Mux_inputs

**Table 1. Multiplexer Control Options** 


#### **Multiplexer Logic**

The output multiplexer logic determines what value is actually output to the Y-port. The above table describes all the combinations.

#### **Serial Interface**

The IIC Interface is a standard slave interface. As such, the device will not generate its own clock. Data can be read from and written into the device. Commands for reading and writing the registers are generated by the Master.

#### **START and STOP Conditions**



This protocol uniquely defines START and STOP conditions. A START condition is defined as a HIGH to LOW transition of the SDA signal while SCL is HIGH. A STOP condition is defined as a LOW to HIGH transition of the SDA signal while SCL is HIGH. These are shown in Figure 2.

#### **Device Addressing**

The device uses 7-bit addressing. The address has been defined as 1001 110 if the ASEL input is '1' and 0110 111 if the ASEL input is '0'. The address byte is the first byte of data sent after a start condition. This is the only address that this device will respond to. The device will not respond to the general call address 0000 000.

#### **Reading from the Registers**

Data can be read from both of the internal registers. All reads are non-destructive and do not change the value in the register or the internal state of the device. When a start condition is received with a read request, both registers can be read out in the following sequence:

SOPRA: Serial Output Port Register A
 SPORB: Serial Output Port Register B

(3) PIPR: PORT-I Value

If so desired, only the SOPRA register can be read. This is accomplished by issuing a stop command after the acknowledge bit for the first byte is read. If no stop is issued, the device will output the registers in the above sequence.

#### Writing to the Registers

Data is written to the SOPR registers through the serial port interface. When a write request is received with the Start Address, it is assumed that the intent is to write to the SOPR registers. The value placed in the least 6 significant bits of the register contain the new code to be placed in the SOPR A/B registers. The value of the two most significant bits must contain the address of the destination register SOPRA or SOPRB.

The internal non-volatile latch takes about 10 ms to update its data.

#### **Register Read Sequence**

S	Slave Address	R		SOPRA Register		SOPRB Register	Α	PIPR Register	А	Р
S	1001110	1	Α	00bbbbbb	Α	00bbbbbb	Α	00bbbbbb	Α	Р

#### **Register Write Sequence**

S	Slave Address	W	Α	SOPRx Register	Α	s
S	1001110	0	Α	xxbbbbbb	Α	S

xx = Register Selection bits (MXSB and MXSA) xx = 00 selects SOPRA, 01 selects SOPRB

## Register Write Sequence using Repeated Start Condition

S	Slave Address	R	А	SOPRA Register	Α	S	Slave Address	W	Α	SOPRx Register	Α	Р
S	1001110	1	Α	00bbbbbb	Α	S	1001110	0	Α	xxbbbbbb	Α	Р

Figure 4

3.0V to 5.5V

#### **Absolute Maximum Ratings (Note 1)**

-0.5V to +6.5V

DC Input Voltage (V<sub>I</sub>) -0.5V to +6.5V **Power Supply** 

Output Voltage (V<sub>O</sub>) Outputs 3-stated -0.5V to +6.5V Input Voltage -0.3V to 5.5V

**Recommended Operating Conditions** 

Outputs Active (Note 2) -0.5 to  $V_{\rm CC}$ +0.5V Output Voltage (V<sub>O</sub>) 0V to  $V_{CC}$ 

DC Input Diode Current  $(I_{IK}) V_I < 0V$ -50mA Output Current I<sub>OL</sub> 3mA

DC Output Diode Current (IOK)

Supply Voltage (V<sub>CC</sub>)

Minimum Input Edge Rate (dt/dv)

 $V_O < 0V$ -50mA  $V_{O} > Vcc$ +50mA Free Air Operating Temperature(TA) -0°C to +70°C

DC Output Source/Sink Current (I<sub>OH</sub>/I<sub>OL</sub>) ±50mA

(Note 3)

DC V<sub>CC</sub> or Ground Current per

 $\pm 100 mA$ 

Supply Pin (I<sub>CC</sub> or Ground) Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C  $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$ 10ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 3: Floating or unused pins (inputs or I/O's) must be held HIGH or LOW.

#### DC Electrical Characteristics (4.5V < $V_{CC} \le 5.5V$ unless stated otherwise)

Symbol	Parameter	Conditions	Min	Max	Units
V <sub>IH</sub>	High Level Input Voltage		V <sub>CC</sub> x 0.7		V
V <sub>IL</sub>	Low Level Input Voltage			V <sub>CC</sub> x 0.3	V
V <sub>OL</sub>	Low Level Output Voltage	$I_{OL} = 100\mu A$ $I_{OL} = 3mA$		0.2 0.4	V
I <sub>IR</sub>	Input Leakage Current	$V_{I}=V_{IL}, V_{CC}=5.5V$	-10	+10	μΑ
I <sub>cc</sub>	Quiescent Supply Current	$V_{I} = V_{CC}$ or GND $V_{CC} \le (V_{I}, V_{O}) \le 3.6V$	300	975	μА

#### DC Electrical Characteristics Extended (3.0V $\leq$ V<sub>CC</sub> $\leq$ 5.5V unless stated otherwise)

Symbol	Parameter	Conditions	Min	Max	Units
V <sub>IH</sub>	High Level Input Voltage		V <sub>CC</sub> x 0.7		V
V <sub>IL</sub>	Low Level Input Voltage			V <sub>CC</sub> x 0.3	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 100μA I <sub>OL</sub> = 3mA		0.2 0.4	V
V <sub>OH</sub>	Output High Voltage	Fixed output mode, ('S' grade samples, or FM3560 with LEVEL input = logical '0') 1 TTL load, 50pF capacitance	2.3	2.5	V
I <sub>IR</sub>	Input Leakage Current	$V_{I} = V_{IL}, V_{CC} = 5.5V$	-10	+10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_{CC} \le (V_{I,} V_{O}) \le 3.6V$	300	975	μΑ

#### **AC Characteristics**

Symbol	Parameter		o +70°C, C )V $\pm$ 0.5V		Units	
		Min	Max	Min	Max	
t <sub>PHL</sub>	Prop Delay I to Y		50		50	ns
t <sub>PLH</sub>	Prop Delay I to Y		50		50	ns
t <sub>PHL</sub>	Prop Delay to Y (from OVRD or MUXSEL)		50		50	ns
t <sub>PLH</sub>	Prop Delay to Y (from OVRD or MUXSEL)		50		50	ns

#### **IIC AC Characteristics**

Symbol	Parameter	T <sub>A</sub> = 0°C	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C, C_L = 30 \text{pF}, R_L = 500 \Omega$			
		100kHz		400kHz		
		Min	Max	Min	Max	
f <sub>SCL</sub>	SCL Clock Frequency		100		400	kHz
T <sub>1</sub>	Noise Supression Time Constant		100		50	nS
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	0.1	0.9	μS
t <sub>BUF</sub>	Time the Bus must be free before a new Transmission can start	4.7		1.3		μS
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		0.6		μS
$t_{LOW}$	Clock Low Period	4.7		0.6		μS
t <sub>HIGH</sub>	Clock High Period	4.0		0.6		μS
t <sub>SU:STA</sub>	Start Condition Setup Time (For a repeated Start Condition)	4.7		0.6		
t <sub>HD:DAT</sub>	Data in Hold Time	0		0		μS
t <sub>SU:DAT</sub>	Data in Setup Time	250		100		nS
t <sub>R</sub>	SDA and SCL Rise Time		1000		300	nS
t <sub>F</sub>	SDA and SCL Fall Time		300		300	nS
t <sub>SU:STO</sub>	Stop Condition Setup Time	4.7		0.6		μS


#### Capacitance


Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C Typical	Units
C <sub>IN</sub>	Input Capacitance (I4-I0)	$V_1 = 0V$ or $V_{CC}$ , $V_{CC} = 3.3$ or 5.0	6	pF
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	$V_{l}$ =0V or $V_{CC}$ , $V_{CC}$ =3.3 or 5.0	7	pF
C <sub>OUT</sub>	Output Capacitance (Y4-Y0)		7	pF

#### **Non-Volatile Memory Characteristics**

Parameter	Specification
Data Retention	10 years minimum
Number of writes	1,000,000 cycles

#### Physical Dimensions inches (millimeters) unless otherwise noted





#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

#### **Order Number FM3565MT Package Number MTC20**

#### Life Support Policy

Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

DETAIL A

Fairchild Semiconductor Customer Response Center Tel. 1-888-522-5372

Fairchild Semiconductor

+44 (0) 1793-856858 Deutsch +49 (0) 8141-6102-0 English Français +44 (0) 1793-856856 +33 (0) 1-6930-3696 +39 (0) 2-249111-1

Fairchild Semiconductor Hong Kong 8/F, Room 808, Empire Centre

68 Mody Road, Tsimshatsui East Kowloon. Hong Kong Tel; +852-2722-8338 Fax: +852-2722-8383

Fairchild Semiconductor Japan Ltd. 4F, Natsume Bldg.

2-18-6, Yushima, Bunkyo-ku Tokyo, 113-0034 Japar Tel: 81-3-3818-8840 Fax: 81-3-3818-8841