Semiconductor Solutions for High Speed Communication and Fiber Optic Applications

FOA41001B1 16:1

Multiplexer with Clock Multiplication Unit Chip MUX 9.95 - 10.7 Gbit/s, 3.3 V

FOA51001B1 1:16

Demultiplexer with Clock and Data Recovery Chip DEMUX 9.95 - 10.7 Gbit/s, 3.3 V

The transceiver chipset (MUX + DEMUX) is compliant with the Optical Internetworking Forum (OIF)-Physical Layer Group's OIF99.102 recommendation. These devices offer differential interfaces at 622 Mbit/s without external components. The multiplexer integrates a low noise LC VCO, meets Bellcore's OC-192 jitter requirements and incorporates pseudo 8-Bit FIFO (First in, First out). The companion FOA51001B1 10 Gbit/s 1:16 demultiplexer encompasses a complete CDR with high data system sensitivity to enhance the system margin. Each device runs on a single 3.3 V power supply, with consumption of approximately 1.25 W and incorporates an integrated low noise Phase Locked Loop (PLL).



Features

- Compliant to the Optical Internetworking Forum (OIF)-Physical Layer Group's OIF99.102 recommendation
- Jitter performance compliant with ITU-T and Bellcore
- Internal low phase noise LC-VCO
- Differential input voltage range: 40 mV - 800 mV (pk-pk)
- Two reference clock options: 155 MHz or 622 MHz
- MUX only: Two receiver clock modes, 311 MHz or 622 MHz
- Adjustment of sampling threshold and phase

- Loss of lock detection
- Tunable center frequency from 9.95 GHz to 10.7 GHz

Typical Applications

- Fiber optics telecom and datacom applications
- SONET/SDH OC-192/STM-64 with and without FEC


Main Advantages

- Data rate from 9.95 Gbit/s to 10.7 Gbit/s
- Single supply voltage 3.3 V

- Industry's lowest power consumption of typical 2.5 W for MUX and DEMUX Chipset (1.2 W for MUX; 1.3 W for DEMUX)
- Real differential LVDS interface (100 Ω termination on-chip)
- MUX only: advanced FIFO architecture (±2.4 ns drift tolerance at 9.95 Gbit/s)

Packing

Туре	Sales Code	Package
MUX 16:1	FOA41001B1	P-HBGA-92
MUX 16:1	FOA41002B1	Bare Die
DEMUX 1:16	FOA51001B1	P-HBGA-92
DEMUX 1:16	FOA51002B1	Bare Die



FOA4100/5100 MUX/DEMUX


9.95 - 10.7 Gbit/s, 3.3 V




FOA41001B1 MUX Block Diagram

Analog Analog LVDS₂ LVDS₂ LVDS₂ **FIFO** MUX ► CML2 LVDS₂ LVDS₂ LVDS2 TXCLK_SRC **TXCLK** 0.622 LPCML₂ CMU PECL2 -→ REFCLK **ERR** Analog TTI TTL ► TTL ► LVDS2 TTL TTL TTL Analog Analog Analog

FOA51001B1 DEMUX Block Diagram



10 Gbit/s Chipset Overview





How to reach us: http://www.infineon.com

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81541 München

© Infineon Technologies AG 2002. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

/arnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in lifesupport devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.