


FPD1050

0.75W POWER PHEMT

FEATURES

- ◆ 28.5 dBm Linear Output Power at 12 GHz
- ♦ 11 dB Power Gain at 12 GHz
- ♦ 14 dB Maximum Stable Gain at 12 GHz
- ♦ 41 dBm Output IP3
- ♦ 45% Power-Added Efficiency



DIE SIZE: 470 x 440 μm DIE THICKNESS: 100 μm BONDING PADS: >85 x 60 μm

DESCRIPTION AND APPLICATIONS

The FPD1050 is an AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT), featuring a 0.25 µm by 1050 µm Schottky barrier gate, defined by high-resolution stepper-based photolithography. The recessed and offset Gate structure minimizes parasitics to optimize performance. The epitaxial structure and processing have been optimized for reliable high-power applications. The FPD750 also features Si₃N₄ passivation and is also available in a low cost plastic SOT89 plastic package.

Typical applications include commercial and other narrowband and broadband high-performance amplifiers, including SATCOM uplink transmitters, PCS/Cellular low-voltage high-efficiency output amplifiers, and medium-haul digital radio transmitters.

ELECTRICAL SPECIFICATIONS AT 22°C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units				
RF SPECIFICATIONS MEASURED AT $f = 12$ GHz USING CW SIGNAL										
Power at 1dB Gain Compression	P _{1dB}	$V_{DS} = 8 \text{ V}; I_{DS} = 50\% I_{DSS}$	27.5	28.5		dBm				
Maximum Stable Gain (S ₂₁ /S ₁₂)	MSG	$V_{DS} = 8 \text{ V}; I_{DS} = 50\% I_{DSS}$		14.0		dB				
Power Gain at P _{1dB}	G_{1dB}	$V_{DS} = 8 \text{ V}; I_{DS} = 50\% I_{DSS}$	10.0	11.0		dB				
Power-Added Efficiency	PAE	$V_{DS} = 8 \text{ V}; I_{DS} = 50\% I_{DSS};$ $P_{OUT} = P_{1dB}$		45	- (A)	%				
Output Third-Order Intercept Point	IP3	$V_{DS} = 10V; I_{DS} = 50\% I_{DSS}$			ZSC.	10.54				
(from 15 to 5 dB below P _{1dB})		Matched for optimal power		39	7-3-	dBm				
		Tuned for best IP3		41						
Saturated Drain-Source Current	I_{DSS}	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$	250	315	375	mA				
Maximum Drain-Source Current	I _{MAX}	$V_{DS} = 1.3 \text{ V}; V_{GS} \cong +1 \text{ V}$		520		mA				
Transconductance	G_{M}	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$		280		mS				
Gate-Source Leakage Current	I_{GSO}	$V_{GS} = -5 \text{ V}$		15		μΑ				
Pinch-Off Voltage	$ V_P $	$V_{DS} = 1.3 \text{ V}; I_{DS} = 1 \text{ mA}$		1.0		V				
Gate-Source Breakdown Voltage	$ V_{BDGS} $	$I_{GS} = 1 \text{ mA}$	16	18		V				
Gate-Drain Breakdown Voltage	$ V_{BDGD} $	$I_{GD} = 1 \text{ mA}$	16	18		V				
Thermal Resistivity (see Notes)	$\theta_{ m JC}$	$V_{DS} > 6V$		45		°C/W				

Phone: ±0 r408 850-5790 http://www.filcs.com

Revised: 8/05/04



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Test Conditions	Min	Max	Units
Drain-Source Voltage	V_{DS}	$-3V < V_{GS} < +0V$		10	V
Gate-Source Voltage	V _{GS}	$0V < V_{\rm DS} < +8V$		-3	V
Drain-Source Current	I_{DS}	For $V_{DS} > 2V$		I_{DSS}	mA
Gate Current	I_G	Forward or reverse current		10	mA
RF Input Power	P _{IN}	Under any acceptable bias state		175	mW
Channel Operating Temperature	T _{CH}	Under any acceptable bias state		175	°C
Storage Temperature	T _{STG}	Non-Operating Storage	-40	150	°C
Total Power Dissipation	P _{TOT}	See De-Rating Note below		3.4	W
Gain Compression	Comp.	Under any bias conditions		5	dB
Simultaneous Combination of Limits**		2 or more Max. Limits		80	%

 $T_{Ambient} = 22$ °C unless otherwise noted

Notes:

- Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
- Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib.
- Power Dissipation defined as: $P_{TOT} = (P_{DC} + P_{IN}) P_{OUT}$, where

P_{DC}: DC Bias Power P_{IN}: RF Input Power P_{OUT}: RF Output Power

Absolute Maximum Power Dissipation to be de-rated as follows above 22°C:

 $P_{TOT} = 3.4W - (0.022W)^{\circ}C) \times T_{HS}$

where T_{HS} = heatsink or ambient temperature above 22°C

Example: For a 85°C heatsink temperature: $P_{TOT} = 3.4W - (0.022 \text{ x } (85 - 22)) = 2.01W$

HANDLING PRECAUTIONS

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A per ESD-STM5.1-1998, Human Body Model. Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

ASSEMBLY INSTRUCTIONS

The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290°C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) gold wire. Stage temperature should be 250-260°C.

APPLICATIONS NOTES & DESIGN DATA

Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site.

All information and specifications are subject to change without notice.

^{**}Users should avoid exceeding 80% of 2 or more Limits simultaneously