


# **FPD200**

### GENERAL PURPOSE PHEMT

### **FEATURES**

- 19 dBm Linear Output Power at 12 GHz
- 12 dB Power Gain at 12 GHz
- 17 dB Maximum Stable Gain at 12 GHz
- 12 dB Maximum Stable Gain at 18 GHz
- 45% Power-Added Efficiency WWW.DZSC.COM



DIE SIZE (μm): 400 x 400 DIE THICKNESS: 75  $\mu m$ BONDING PADS (µm): >80 x 80

## **DESCRIPTION AND APPLICATIONS**

The FPD200is an AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (PHEMT), featuring a 0.25 μm by 200 μm Schottky barrier gate, defined by high-resolution stepper-based photolithography. The recessed and offset Gate structure minimizes parasitics to optimize The epitaxial structure and processing have been optimized for reliable mediumpower applications. The FPD200 also features Si<sub>3</sub>N<sub>4</sub> passivation and is available in a low cost plastic package.

Typical applications include commercial and other narrowband and broadband high-performance amplifiers, including SATCOM uplink transmitters, PCS/Cellular low-voltage high-efficiency output amplifiers, and medium-haul digital radio transmitters.

# **ELECTRICAL SPECIFICATIONS AT 22°C**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units				
RF SPECIFICATIONS MEASURED AT $f = 12$ GHz USING CW SIGNAL										
Power at 1dB Gain Compression	$P_{1dB}$	$V_{\rm DS} = 5 \text{ V}; I_{\rm DS} = 50\% I_{\rm DSS}$	18	19		dBm				
Power Gain at P <sub>1dB</sub>	$G_{1dB}$	$V_{DS} = 5 \text{ V}; I_{DS} = 50\% I_{DSS}$	10.5	12.0		dB				
Power-Added Efficiency	PAE	$V_{DS} = 5V; I_{DS} = 50\% I_{DSS};$ $P_{OUT} = P_{1dB}$		45		%				
Maximum Stable Gain (S <sub>21</sub> /S <sub>12</sub> )	SSG									
f= 12 GHz		$V_{DS} = 5 \text{ V}; I_{DS} = 50\% I_{DSS}$	16	17	ato	dB				
f = 24  GHz			10.5	12	75C-	10 111				
Saturated Drain-Source Current	$I_{DSS}$	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$	45	60	75	mA				
Maximum Drain-Source Current	I <sub>MAX</sub>	$V_{DS} = 1.3 \text{ V}; V_{GS} \cong +1 \text{ V}$		120		mA				
Transconductance	$G_{M}$	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$		80		mS				
Gate-Source Leakage Current	$I_{GSO}$	$V_{GS} = -5 \text{ V}$		1	10	μΑ				
Pinch-Off Voltage	$ V_P $	$V_{DS} = 1.3 \text{ V}; I_{DS} = 0.2 \text{ mA}$	0.7	1.0	1.3	V				
Gate-Source Breakdown Voltage	$ V_{BDGS} $	$I_{GS} = 0.2 \text{ mA}$	12.0	14.0		V				
Gate-Drain Breakdown Voltage	$ V_{BDGD} $	$I_{GD} = 0.2 \text{ mA}$	14.5	16.0		V				
Thermal Resistivity (see Notes)	$\theta_{ m JC}$	$V_{DS} > 3V$		280		°C/W				

Eav. ±1 400 050 5744



# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Parameter	Symbol	<b>Test Conditions</b>	Min	Max	Units
Drain-Source Voltage	$V_{DS}$	$-3V < V_{GS} < +0V$		8	V
Gate-Source Voltage	$V_{GS}$	$0V < V_{\rm DS} < +8V$		-3	V
Drain-Source Current	$I_{DS}$	For $V_{DS} > 2V$		$I_{DSS}$	mA
Gate Current	$I_G$	Forward or reverse current		10	mA
RF Input Power <sup>2</sup>	P <sub>IN</sub>	Under any acceptable bias state		100	mW
Channel Operating Temperature	T <sub>CH</sub>	Under any acceptable bias state		175	°C
Storage Temperature	$T_{STG}$	Non-Operating Storage	-40	150	°C
Total Power Dissipation	P <sub>TOT</sub>	See De-Rating Note below		0.5	W
Gain Compression	Comp.	Under any bias conditions		5	dB
Simultaneous Combination of Limits <sup>3</sup>		2 or more Max. Limits		80	%

 $<sup>^{1}</sup>T_{Ambient} = 22^{\circ}C$  unless otherwise noted

#### Notes:

- Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
- Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib.
- Power Dissipation defined as:  $P_{TOT} = (P_{DC} + P_{IN}) P_{OUT}$ , where

P<sub>DC</sub>: DC Bias Power P<sub>IN</sub>: RF Input Power P<sub>OUT</sub>: RF Output Power

Absolute Maximum Power Dissipation to be de-rated as follows above 22°C:

 $P_{TOT}$ = 500mW – (3.6mW/°C) x  $T_{HS}$  where  $T_{HS}$  = heatsink or ambient temperature.

Example: For a 85°C heatsink temperature:  $P_{TOT} = 0.5W - (0.0036 \text{ x } (85 - 22)) = 0.27W$ 

### HANDLING PRECAUTIONS

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A per ESD-STM5.1-1998, Human Body Model. Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

### ASSEMBLY INSTRUCTIONS

The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290°C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) gold wire. Stage temperature should be 250-260°C.

# APPLICATIONS NOTES & DESIGN DATA

Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site.

All information and specifications are subject to change without notice.

<sup>&</sup>lt;sup>2</sup>Max. RF Input Limit must be further limited if input VSWR > 2.5:1

<sup>&</sup>lt;sup>3</sup>Users should avoid exceeding 80% of 2 or more Limits simultaneously