

May 2000

FQA55N25

250V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supply.

Features

- 55A, 250V, $R_{DS(on)} = 0.04\Omega @V_{GS} = 10 V$
- Low gate charge (typical 140 nC)
- Low Crss (typical 125 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



GDS



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQA55N25	Units
V _{DSS}	Drain-Source Voltage	1000	250	V
I _D	Drain Current - Continuous (T _C = 25°C)	0-1//6	55	Α
	- Continuous (T _C = 100°C)		34.8	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	220	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	1000	mJ
I _{AR}	Avalanche Current	(Note 1)	55	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	31	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P_{D}	Power Dissipation (T _C = 25°C) - Derate above 25°C		310	W
			2.5	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

FQA Series

Thermal Characteristics 7250.00M				
Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.4	°C/W
R _{θCS}	Thermal Resistance, Case-to-Sink	0.24		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		40	°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	250			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	:	0.22		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 250 V, V _{GS} = 0 V			1	μА
		V _{DS} = 200 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
On Cha	aracteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 27.5 A		0.03	0.04	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 50 V, I _D = 27.5 A (Note 4)		46		S
C _{oss}	Output Capacitance	f = 1.0 MHz		1000	1300	pF
C _{rss}	· ' '	1 - 1.0 WHZ				
orss	Reverse Transfer Capacitance			125	160	pF
	ing Characteristics			125	160	pF
		V _{DD} = 125 V. I _D = 55 A.		125	210	pF ns
Switchi	ing Characteristics	$V_{DD} = 125 \text{ V}, I_{D} = 55 \text{ A},$ $R_{G} = 25 \Omega$				
Switchi	ing Characteristics Turn-On Delay Time	$R_G = 25 \Omega$	 	100	210	ns
Switchi t _{d(on)} t _r t _{d(off)}	ing Characteristics Turn-On Delay Time Turn-On Rise Time		 	100 700	210 1400	ns ns
	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	$R_G = 25 \Omega$	 	100 700 200	210 1400 410	ns ns
	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = 200 \text{ V}, I_{D} = 55 \text{ A}, V_{GS} = 10 \text{ V}$) 	100 700 200 250	210 1400 410 510	ns ns ns
	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 200 \text{ V}, I_D = 55 \text{ A},$) 	100 700 200 250 140	210 1400 410 510 180	ns ns ns ns
$\begin{array}{c} \textbf{Switchi} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \end{array}$	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	R_{G} = 25 Ω (Note 4, 5) V_{DS} = 200 V, I_{D} = 55 A, V_{GS} = 10 V (Note 4, 5)) 	100 700 200 250 140 33	210 1400 410 510 180	ns ns ns ns
$\begin{array}{c} \textbf{Switchi} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \end{array}$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_{G} = 25 \ \Omega$ (Note 4, 5) $V_{DS} = 200 \ V, I_{D} = 55 \ A,$ $V_{GS} = 10 \ V$ (Note 4, 5) $N_{GS} = 10 \ V$) 	100 700 200 250 140 33	210 1400 410 510 180	ns ns ns ns
	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 200 \text{ V}, I_D = 55 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5) $V_{CS} = 10 \text{ V}$ (Note 4, 5) $V_{CS} = 10 \text{ V}$ (Note 4, 5) $V_{CS} = 10 \text{ V}$)))	100 700 200 250 140 33 77	210 1400 410 510 180 	ns ns ns ns nC nC
$\begin{array}{c} \textbf{Switchi} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \\ \textbf{Drain-S} \\ \textbf{I}_{S} \\ \end{array}$	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 200 \text{ V}, I_D = 55 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5) $V_{CS} = 10 \text{ V}$ (Note 4, 5) $V_{CS} = 10 \text{ V}$ (Note 4, 5) $V_{CS} = 10 \text{ V}$))	100 700 200 250 140 33 77	210 1400 410 510 180 	ns ns ns nc nC
$\begin{array}{c} \textbf{Switchi} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \\ \textbf{Drain-S} \\ \textbf{I}_{SM} \\ \end{array}$	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics at Maximum Continuous Drain-Source Diode Fallows Inc.	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 200 \text{ V}, I_D = 55 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings ode Forward Current))	100 700 200 250 140 33 77	210 1400 410 510 180 55 220	ns ns ns nc nC nC A

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 0.53mH, I_{AS} = 55A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25°C 3. I_{SD} \leq 55A, di/dt \leq 300A/μs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300μs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

Rev. A, May 2000

©2000 Fairchild Semiconductor International

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


©2000 Fairchild Semiconductor International Rev. A, May 2000

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching Test Circuit & Waveforms







Peak Diode Recovery dv/dt Test Circuit & Waveforms










©2000 Fairchild Semiconductor International Rev. A, May 2000



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FASTr™	QFET™	VCX™
Bottomless™	GlobalOptoisolator™	QS™	
CoolFET™	GTO™	QT Optoelectronics™	
CROSSVOLT™	HiSeC™	Quiet Series™	
DOME™	ISOPLANAR™	SuperSOT™-3	
E ² CMOS TM	MICROWIRE™	SuperSOT™-6	
EnSigna™	OPTOLOGIC™	SuperSOT™-8	
FACT™	OPTOPLANAR™	SyncFET™	
FACT Quiet Series™	POP™	TinyLogic™	
FAST®	PowerTrench®	UHC™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.