

May 2000

QFETTM

FQB19N20L / FQI19N20L

200V LOGIC N-Channel MOSFET

General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supply, motor control.

Features

- 21A, 200V, R_{DS(on)} = 0.14Ω @V_{GS} = 10 V
- Low gate charge (typical 27 nC)
- Low Crss (typical 30 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability
- Low level gate drive requirement allowing direct operation from logic drivers





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQB19N20L / FQI19N20L	Units
V _{DSS}	Drain-Source Voltage		200	V
I _D	Drain Current - Continuous (T _C = 25°C)		21	Α
	- Continuous (T _C = 100°C)		13.3	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	84	Α
V _{GSS}	Gate-Source Voltage		± 20	V
E _{AS}	Single Pulsed Avalanche Energy (Note		250	mJ
I _{AR}	Avalanche Current	(Note 1)	21	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	14	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		5.5	V/ns
PD	Power Dissipation (T _A = 25°C) *		3.13	W
	Power Dissipation (T _C = 25°C)		140	W
	- Derate above 25°C		1.12	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.89	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	200			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.16		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 200 V, V _{GS} = 0 V			1	μА
		V _{DS} = 160 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.0		2.0	V
R _{DS(on)}	Static Drain-Source	V _{GS} = 10 V, I _D = 10.5 A		0.11	0.14	
- 103(011)	On-Resistance	V _{GS} = 5 V, I _D = 10.5 A (Note 4)		0.12	0.15	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 30 V, I _D = 10.5 A		18.5		S
Dynam	ic Characteristics Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V,		1700	2200	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		220	290	pF
C _{rss}	Reverse Transfer Capacitance	-		30	40	pF
Switchi	ng Characteristics					
t _{d(on)}	Turn-On Delay Time	V = 100 V I = 21 A		35	80	ns
t _r	Turn-On Rise Time	$V_{DD} = 100 \text{ V, } I_{D} = 21 \text{ A,}$ $R_{G} = 25 \Omega$		300	610	ns
t _{d(off)}	Turn-Off Delay Time	(Note 4, 5)		130	270	ns
t _f	Turn-Off Fall Time			180	370	ns
Qg	Total Gate Charge	V _{DS} = 160 V, I _D = 21 A,		27	35	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5 V$ (Note 4, 5)		5.8		nC
Q _{gd}	Gate-Drain Charge			11.2		nC
Drain-S	ource Diode Characteristics ar	nd Maximum Ratings				
I _S	Maximum Continuous Drain-Source Diode Forward Current				21	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current				84	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 21 A			1.5	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_S = 21 \text{ A}, \qquad \text{(Note 4)}$		140		ns
Q _{rr}	Reverse Recovery Charge	dl _F / dt = 100 A/μs	1	0.66	1	μС

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 0.85mH, I_{AS} = 21A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25°C 3. I_{SD} \leq 21A, di/dt \leq 300A/μs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300μs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms








Peak Diode Recovery dv/dt Test Circuit & Waveforms














TRADEMARKS

ACEVTM

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX ····	rasii	QILI	VOX
Bottomless™	GlobalOptoisolator™	QS™	
CoolFET™	GTO™	QT Optoelectronics™	
CROSSVOLT™	HiSeC™	Quiet Series™	
DOME™	ISOPLANAR™	SuperSOT™-3	
E^2CMOS^{TM}	MICROWIRE™	SuperSOT™-6	
EnSigna™	OPTOLOGIC™	SuperSOT™-8	
FACT™	OPTOPLANAR™	SvncFET™	

FACT Quiet Series™ POP™ TinyLogic™ FAST® PowerTrench® UHC™

EACTrTM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

OFFT™

V/CYTM

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.