

March 2001



FQNL1N50B

500V N-Channel MOSFET

General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

Features

- 0.27A, 500V, $R_{DS(on)} = 9.0\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 4.0 nC)
- Low Crss (typical 3.0 pF)
- Fast switching
- Improved dv/dt capability





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

| Symbol | Parameter | | FQNL1N50B | Units |
|-----------------------------------|---|----------|-------------|-------|
| V _{DSS} | Drain-Source Voltage | | 500 | V |
| I _D | Drain Current - Continuous (T _C = 25°C) | | 0.27 | Α |
| | - Continuous (T _C = 100°C) | ٠ | 0.17 | А |
| I _{DM} | Drain Current - Pulsed | (Note 1) | 1.08 | А |
| V _{GSS} | Gate-Source Voltage | | ± 30 | V |
| I _{AR} | Avalanche Current | (Note 1) | 0.27 | Α |
| E _{AR} | Repetitive Avalanche Energy | (Note 1) | 0.15 | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 2) | | 4.5 | V/ns |
| P _D | Power Dissipation (T _C = 25°C) | | 1.5 | W |
| | - Derate above 25°C | | 0.012 | W/°C |
| T _J , T _{STG} | Operating and Storage Temperature Range | | -55 to +150 | °C |
| T _L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | | 300 | °C |

Thermal Characteristics

| Symbol | Parameter | Тур | Max | Units |
|-----------------|---|-----|-----|-------|
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | | 83 | °C/W |

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|--|---|---|-----|------------------|------------------|----------|
| Off Cha | aracteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | 500 | | | V |
| ΔBV_{DSS} / ΔT_J | Breakdown Voltage Temperature Coefficient | I _D = 250 μA, Referenced to 25°C | | 0.5 | | V/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} = 500 V, V _{GS} = 0 V | | | 1 | μΑ |
| | | V _{DS} = 400 V, T _C = 125°C | | | 10 | μΑ |
| I _{GSSF} | Gate-Body Leakage Current, Forward | V _{GS} = 30 V, V _{DS} = 0 V | | | 100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ | | | -100 | nA |
| On Cha | aracteristics | | • | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$ | 2.3 | 3.0 | 3.7 | V |
| GG(iii) | | $V_{DS} = V_{GS}, I_{D} = 250 \text{ mA}$ | 3.6 | 4.3 | 5.0 | V |
| R _{DS(on)} | Static Drain-Source On-Resistance | V _{GS} =10 V, I _D =0.135 A | | 6.8 | 9.0 | Ω |
| 9 _{FS} | Forward Transconductance | V _{DS} = 50 V, I _D = 0.135 A (Note 3) | | 0.55 | | S |
| C _{iss} C _{oss} C _{rss} | Input Capacitance Output Capacitance Reverse Transfer Capacitance | $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz | | 115 20 3.0 | 150 30 4.0 | pF pF |
| | , | | | 3.0 | 4.0 | рг |
| t _{d(on)} | ing Characteristics Turn-On Delay Time | | | 5 | 20 | ns |
| t _r | Turn-On Rise Time | $V_{DD} = 250 \text{ V}, I_D = 1.4 \text{ A},$ | | 25 | 60 | ns |
| t _{d(off)} | Turn-Off Delay Time | $R_G = 25 \Omega$ | | 8 | 25 | ns |
| t _f | Turn-Off Fall Time | (Note 3, 4) | | 20 | 50 | ns |
| Q _g | Total Gate Charge | V _{DS} = 400 V, I _D = 1.4 A, | | 4.0 | 5.5 | nC |
| Q _{gs} | Gate-Source Charge | $V_{GS} = 10 \text{ V}$ | | 1.1 | | nC |
| Q _{gd} | Gate-Drain Charge | (Note 3, 4) | | 2.2 | | nC |
| | Source Diode Characteristics ar | nd Maximum Ratings | | | | |
| I _S | Maximum Continuous Drain-Source Diode Forward Current | | | | 0.27 | Α |
| I _{SM} | Maximum Pulsed Drain-Source Diode F | Forward Current | | | 1.08 | Α |
| | Drain-Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, I_{S} = 0.27 \text{ A}$ | | | 1.4 | V |
| V_{SD} | Brain-Gource Blode I of Ward Voltage | | | | | |
| V _{SD} trr | Reverse Recovery Time | $V_{GS} = 0 \text{ V, } I_S = 1.4 \text{ A,}$ | | 170 | | ns |

Notes:1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. $I_{SD} \le 1.4A$, $di/dt \le 200A/us$, $V_{DD} \le BV_{DSS}$, Starting $T_{J} = 25^{\circ}C$ 3. Pulse Test : Pulse width $\le 300us$, Duty cycle $\le 2\%$ 4. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage.




Figure 5. Capacitance Characteristics.




Figure 2. Transfer Characteristics.




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 6. Gate -Charge Characteristics.

©2001 Fairchild Semiconductor Corporation

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs Temperature.

Figure 8. On-Resistance Variation vs Temperature.






Figure 9. Maximum Safe Operating Area.

Figure 10. Maximum Drain Current vs Case Temperature.






Figure 11. Transient Thermal Response Curve.


©2001 Fairchild Semiconductor Corporation Rev. A, March 2001

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms






Peak Diode Recovery dv/dt Test Circuit & Waveform





Body Diode Forward Voltage Drop

©2001 Fairchild Semiconductor Corporation



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FAST [®] | OPTOPLANAR™ | SuperSOT™-3 |
|----------------------|---------------------|--------------------------|-----------------------|
| Bottomless™ | FASTr™ | PACMAN™ | SuperSOT™-6 |
| CoolFET™ | FRFET™ | POP^{TM} | SuperSOT™-8 |
| CROSSVOLT™ | GlobalOptoisolator™ | PowerTrench [®] | SyncFET™ |
| DenseTrench™ | GTO™ | QFET™ | TinyLogic™ |
| DOME™ | HiSeC™ | QS TM | UHC™ |
| EcoSPARK™ | ISOPLANAR™ | QT Optoelectronics™ | UltraFET [®] |
| E ² CMOS™ | LittleFET™ | Quiet Series™ | VCX™ |
| EnSigna™ | MicroFET™ | SLIENT SWITCHER® | |
| FACT™ | MICROWIRE™ | SMART START™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

Stealth™

OPTOLOGIC™

LIFE SUPPORT POLICY

FACT Quiet Series™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |