

May 2001



FQP17P06

60V P-Channel MOSFET

General Description


These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand a high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products.

Features

- -17A, -60V, $R_{DS(on)} = 0.12\Omega @V_{GS} = -10 V$
- Low gate charge (typical 21 nC)
- Low Crss (typical 80 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability
- 175°C maximum junction temperature rating





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

| | 9 | | | |
|-----------------------------------|--|----------|-------------|-------|
| Symbol | Parameter | 97\//6 F | FQP17P06 | Units |
| V _{DSS} | Drain-Source Voltage | | -60 | V |
| I _D | Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C) | | -17 | Α |
| | | | -12 | Α |
| I _{DM} | Drain Current - Pulsed | (Note 1) | -68 | Α |
| V _{GSS} | Gate-Source Voltage | | ± 25 | V |
| E _{AS} | Single Pulsed Avalanche Energy | (Note 2) | 300 | mJ |
| I _{AR} | Avalanche Current | (Note 1) | -17 | Α |
| E _{AR} | Repetitive Avalanche Energy | (Note 1) | 7.9 | mJ |
| dv/dt | Peak Diode Recovery dv/dt | (Note 3) | -7.0 | V/ns |
| P_D | Power Dissipation (T _C = 25°C) - Derate above 25°C | | 79 | W |
| | | | 0.53 | W/°C |
| T _J , T _{STG} | Operating and Storage Temperature Range | | -55 to +175 | °C |
| T _L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | | 300 | °C |

Thermal Characteristics

| Symbol | Parameter | Тур | Max | Units |
|-----------------|---|-----|------|-------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | | 1.9 | °C/W |
| $R_{\theta CS}$ | Thermal Resistance, Case-to-Sink | 0.5 | | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | | 62.5 | °C/W |

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|--|--|---|------|------------------|-------------------|--------------|
| Off Cha | aracteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | V _{GS} = 0 V, I _D = -250 μA | -60 | | | V |
| ΔBV_{DSS} / ΔT_{J} | Breakdown Voltage Temperature Coefficient | I _D = -250 μA, Referenced to 25°C | | -0.06 | | V/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = -60 \text{ V}, V_{GS} = 0 \text{ V}$ | | | -1 | μА |
| | | V _{DS} = -48 V, T _C = 150°C | | | -10 | μΑ |
| I _{GSSF} | Gate-Body Leakage Current, Forward | V _{GS} = -25 V, V _{DS} = 0 V | | | -100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | V _{GS} = 25 V, V _{DS} = 0 V | | | 100 | nA |
| On Cha | aracteristics | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$ | -2.0 | | -4.0 | V |
| R _{DS(on)} | Static Drain-Source On-Resistance | V _{GS} = -10 V, I _D = -8.5 A | | 0.094 | 0.12 | Ω |
| 9 _{FS} | Forward Transconductance | V _{DS} = -30 V, I _D = -8.5 A (Note 4) | | 9.3 | | S |
| C _{iss} C _{oss} C _{rss} | Input Capacitance Output Capacitance Reverse Transfer Capacitance | $V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz | | 690 325 80 | 900 420 105 | pF pF |
| | , | | | 80 | 105 | рг |
| t _{d(on)} | ing Characteristics Turn-On Delay Time | | | 13 | 35 | ns |
| t _r | Turn-On Rise Time | $V_{DD} = -30 \text{ V}, I_D = -8.5 \text{ A},$ | | 100 | 210 | ns |
| t _{d(off)} | Turn-Off Delay Time | $R_G = 25 \Omega$ | | 22 | 55 | ns |
| t _f | Turn-Off Fall Time | (Note 4, 5) | | 60 | 130 | ns |
| | T. 10 1 01 | | | 21 | 27 | nC |
| Q _q | Total Gate Charge | \/ = -18 \/ _ = -17 Δ | | | | |
| | Total Gate Charge Gate-Source Charge | $V_{DS} = -48 \text{ V}, I_{D} = -17 \text{ A},$ $V_{CS} = -10 \text{ V}$ | | 4.2 | | nC |
| Q _{gs} | Gate-Source Charge Gate-Drain Charge | $V_{DS} = -48 \text{ V}, I_D = -17 \text{ A},$ $V_{GS} = -10 \text{ V}$ (Note 4, 5) | | | | nC nC |
| Q _{gs} Q _{gd} | Gate-Source Charge Gate-Drain Charge | V _{GS} = -10 V (Note 4, 5) | | 4.2 | | |
| Q _{gd} Drain-S | Gate-Source Charge | V _{GS} = -10 V (Note 4, 5) | | 4.2 | | |
| Q _{gs} Q _{gd} Drain-S | Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar | V _{GS} = -10 V (Note 4, 5) nd Maximum Ratings ode Forward Current | | 4.2 | | nC |
| Q _{gs} Q _{gd} Drain-S I _S | Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F | V _{GS} = -10 V (Note 4, 5) nd Maximum Ratings ode Forward Current Forward Current | | 4.2 | -17 | nC A |
| Q _{gs} Q _{gd} Drain-S | Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Dio | V _{GS} = -10 V (Note 4, 5) nd Maximum Ratings ode Forward Current | | 4.2 | -17 -68 | nC A A |

Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 1.2mH, I_{AS} = -17A, V_{DD} = -25V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} \leq -17A, di/dt \leq 300A/ μ s, V_{DD} \leq BV $_{DSS}$, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300 μ s, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation Rev. A2. May 2001






2.5 (Moralificad) 1.5 (Moralif

Figure 7. Breakdown Voltage Variation vs. Temperature








Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


©2001 Fairchild Semiconductor Corporation Rev. A2. May 2001

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching Test Circuit & Waveforms







Peak Diode Recovery dv/dt Test Circuit & Waveforms







©2001 Fairchild Semiconductor Corporation



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FAST [®] | OPTOPLANAR™ | SuperSOT™-3 |
|----------------------|---------------------|--------------------------|-----------------------|
| Bottomless™ | FASTr™ | PACMAN™ | SuperSOT™-6 |
| CoolFET™ | FRFET™ | POP^{TM} | SuperSOT™-8 |
| CROSSVOLT™ | GlobalOptoisolator™ | PowerTrench [®] | SyncFET™ |
| DenseTrench™ | GTO™ | QFET™ | TinyLogic™ |
| DOME™ | HiSeC™ | QS TM | UHC™ |
| EcoSPARK™ | ISOPLANAR™ | QT Optoelectronics™ | UltraFET [®] |
| E ² CMOS™ | LittleFET™ | Quiet Series™ | VCX™ |
| EnSigna™ | MicroFET™ | SLIENT SWITCHER® | |
| FACT™ | MICROWIRE™ | SMART START™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

Stealth™

OPTOLOGIC™

LIFE SUPPORT POLICY

FACT Quiet Series™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |