

November 2002 Revised August 2003

### FSA66

# Low Voltage UHS Single SPST Normally Open Analog Switch

### **General Description**

The FSA66 is a ultra high-speed (UHS) CMOS compatible single-pole/single-throw (SPST) analog switch. The LOW On Resistance of the switch allows input to be connected to output with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 1-bit switch with a switch enable (OE) signal. When OE is HIGH, the switch is on and Port A is connected to Port B. When OE is LOW, the switch is open and a high-impedance state exists between the two ports.


### **Features**

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- Broad V<sub>CC</sub> Operating Range 1.65V–5.5V
- Rail-to-Rail signal handling
- $5\Omega$  switch connection between two ports
- Minimal propagation delay through the switch
- Low Ico
- Zero bounce in flow-through mode
- Control input compatible with CMOS input levels
- >250 MHz -3dB bandwidth

### Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
FSA66M5X	MA05B	7Z66	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
FSA66P5X	MAA05A	Z66	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
FSA66L6X	MAC06	EE	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

### **Analog Symbol**



### **Pin Descriptions**

Pin Names	Description
OE	Switch Enable Input
А	Bus A I/O
В	Bus B I/O
NC	No Connect


### **Function Table**

I	OE	B <sub>0</sub>	Function		
ĺ	L	HIGH-Z State	Disconnect		
	Н	A <sub>0</sub>	Connect		

MicroPak™ is a trademark of Fairchild Semiconductor Corporation.


### **Connection Diagrams**

Pin Assignments for SC70



(Top View)

Pad Assignment for MicroPak



(Top Through View)

### **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions (Note 3)

	_	_ · · · · ·	_
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	Conditions (Note 3)	
DC Switch Voltage (V <sub>S</sub> )	-0.5V to V <sub>CC</sub> $+0.5$ V	Power Supply Operating (V <sub>CC</sub> )	1.65V to 5.5V
DC Input Voltage (V <sub>IN</sub> ) (Note 2)	-0.5V to $+7.0V$	Control Input Voltage (V <sub>IN</sub> )	0V to 5.5V
DC Input Diode Current		Switch Input Voltage (VIN)	0V to V <sub>CC</sub>
$(I_{IK}) V_{IN} < 0V$	−50 mA	Switch Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
DC Output (I <sub>OUT</sub> ) Sink Current	128 mA	Input Rise and Fall Time (t <sub>r</sub> , t <sub>f</sub> )	
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	±100 mA	Control Input; $V_{CC} = 2.3V - 3.6V$	0 ns/V to 10 ns
Storage Temperature Range		Control Input; V <sub>CC</sub> = 4.5–5.5V	0 ns/V to 5 ns
(T <sub>STG</sub> )	$-65^{\circ}\text{C} \text{ to } +150^{\circ}\text{C}$	Switch I/O	0 ns/V to DC
Junction Lead Temperature		Operating Temperature (T <sub>A</sub> )	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
under Bias (T <sub>J</sub> )	+150°C	Thermal Resistance ( $\theta_{JA}$ )	
Junction Lead Temperature (T <sub>L</sub> )		SOT23-5	300°C/Watt
(Soldering, 10 Seconds)	+260°C	SC70-5	425°C/Watt
D D: : :: (D \ @ 0500		N TI ((A)   I M	

Power Dissipation (P<sub>D</sub>) @ +85°C

SOT23-5

SC70-5

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Formum The "Recommended Operating Conditions" table will define the conditions

for actual device operation.

**Note 2:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

		v <sub>cc</sub>	T <sub>A</sub> = -40°C to +85°C		T <sub>A</sub> = +25°C				
Symbol	Parameter	(V)	Min Typ (Note		Min	Тур	Max	Units	Conditions
V <sub>IH</sub>	HIGH Level	1.65 to 1.95	0.75 V <sub>CC</sub>					V	
	Input Voltage	2.3 to 5.5	0.7 V <sub>CC</sub>					•	
V <sub>IL</sub>	LOW Level	1.65 to 1.95		0.25 V <sub>CC</sub>				V	
	Input Voltage	2.3 to 5.5		0.3 V <sub>CC</sub>				ľ	
I <sub>IN</sub>	Control Input Leakage Current	0 to 5.5	±0.0	5 ±1.0				μА	0 ≤ V <sub>IN</sub> ≤ 5.5V
I <sub>OFF</sub>	OFF Leakage Current	1.65 to 5.5	±0.0	5 ±10.0				μΑ	$0 \le A, B \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance		3	7					$V_{IN} = 0V$ , $I_{IN} = 30 \text{ mA}$
	(Note 4)	4.5	5	12					$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
			7	15					V <sub>IN</sub> = 4.5V, I <sub>IN</sub> = 30 mA
		3.0	4	9					V <sub>IN</sub> = 0V, I <sub>IN</sub> = 24 mA
		3.0	10	20				Ω	$V_{IN} = 3V, I_{IN} = 24 \text{ mA}$
		2.3	5	12					$V_{IN} = 0V$ , $I_{IN} = 8$ mA
		2.0	13	30					$V_{IN} = 2.3V$ , $I_{IN} = 8 \text{ mA}$
		1.8	7	28					$V_{IN} = 0V$ , $I_{IN} = 4$ mA
		1.0	25	60					$V_{IN} = 1.8V, I_{IN} = 4 \text{ mA}$
R <sub>flat</sub>	On Resistance Flatness	5.0				6			$I_A = -30 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
	(Note 4)(Note 6)(Note 7)	3.3				12		Ω	$I_A = -24 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		2.5				28		1	$I_A = -8 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		1.8				125			$I_A = -4 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5	0.05	5 10				μА	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: All typical values are at the specified  $V_{CC},$  and  $T_A=25^{\circ}C.$ 

Note 6: Parameter is characterized but not tested in production.

Note 7: Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

### **AC Electrical Characteristics**

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ ,						
Symbol	Parameter	V <sub>CC</sub>	C <sub>L</sub> = 50	pF, RU = RD	$= 500\Omega$	Units	Conditions	Figure	
		(V)	Min	Typ Max (Note 8)				Number	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	1.65 to 1.95			4.3				
	(Note 9)	2.3-2.7			1.2	ns	V <sub>IN</sub> = OPEN	Figures	
		3.0-3.6			0.8	ns		1, 2	
		4.5-5.5			0.3	ns			
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.65 to 1.95	1.5	7.0	14.2				
		2.3-2.7	1.5	3.3	7.0	ns	$V_{IN} = 2 \times V_{CC}$ for $t_{PZL}$	Figures 1, 2	
		3.0-3.6	1.5	2.4	5.5	ns	$V_{IN} = 0V$ for $t_{PZH}$		
		4.5-5.5	1.5	2.0	4.5	ns			
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.65 to 1.95	1.5	9.2	18.2				
		2.3-2.7	1.5	5.3	9.0	ns	V <sub>IN</sub> = 2 x V <sub>CC</sub> for t <sub>PLZ</sub>	Figures	
		3.0-3.6	1.5	4.0	7.0	ns	$V_{IN} = 0V$ for $t_{PHZ}$	1, 2	
		4.5-5.5	1.5	2.7	5.0	ns	1		
Q	Charge Injection (Note 10)	1.65-5.5		0.05		рC	$C_L = 0.1 \text{ nF}, V_{GEN} = 0V,$	Fig. 12. 2	
						$R_{GEN} = 0\Omega$ , $f = 1 \text{ MHz}$	Figure 3		
OIRR	Off Isolation (Note 11)	1.65-5.5		-50		dB	$R_L = 50 \Omega$ , $C_L = 5 pF$ ,	Figure 4	
							f = 10 MHz	Figure 4	
BW	-3dB Bandwidth	1.65-5.5		>250		MHz	$R_L = 50 \Omega$	Figure 5	
THD	Total Harmonic Distortion						$R_L = 600\Omega$		
	(Note 8)	5		.011		%	0.5 V <sub>P-P</sub>		
							f = 600 Hz to 20 KHz		

Note 8: All typical values are at the specified  $V_{CC}$ , and  $T_A = 25^{\circ}C$ .

Note 9: This parameter is guaranteed by design but is not tested. The switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Note 10: Guaranteed by design.


Note 11: Off Isolation = 20  $\log_{10} [V_A/V_{BN}]$ .

### Capacitance

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	2		pF	V <sub>CC</sub> = 0V
Ciro	Input/Output Capacitance	6		pF	$V_{CC} = 5.0V$

## **AC Loading and Waveforms** Input driven by $50\Omega$ source terminated in $50\Omega$ $\mathbf{C}_{\mathsf{L}}$ includes load and stray capacitance. Input PRR = 1.0 MHz; $t_{\rm W}$ = 500 ns FIGURE 1. AC Test Circuit t<sub>r</sub>= 2.5 ns→ ENABLE INPUT 90% SWITCH INPUT 50% GND OUTPUT OUTPUT OUTPUT FIGURE 2. AC Waveforms Logic Input OFF R<sub>GEN</sub> $\Delta V_{OUT}$ V<sub>OUT</sub> $Q = (\Delta V_{\hbox{OUT}})(C_L)$

FIGURE 3. Charge Injection Test



Signal Generator OdBm

Logic Input

SE

GND

SE

GND

FIGURE 4. Off Isolation


FIGURE 5. Bandwidth


### **Tape and Reel Specification**

TAPE FORMAT FOR SOT23, SC70


Package		Tape	Number	Cavity	Cover Tape	
	Designator	Section	Cavities	Status	Status	
		Leader (Start End)	125 (typ)	Empty	Sealed	
	M5X, P5X	Carrier	3000	Filled	Sealed	
		Trailer (Hub End)	75 (typ)	Empty	Sealed	

### TAPE DIMENSIONS inches (millimeters)





SECTION A-A




BEND RADIUS NOT TO SCALE


Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	9 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
	8 mm	(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	$0.138 \pm 0.002$	$0.055 \pm 0.004$	0.157	$0.315 \pm 0.012$
		(3.3)	(3.3)	$(3.5 \pm 0.05)$	$(1.4 \pm 0.11)$	(4)	$(8 \pm 0.3)$

# Tape and Reel Specification (Continued) TAPE FORMAT FOR MicroPak

Package Package	Tape	Number	Cavity	Cover Tape Status	
Designator	Section	Cavities	Status		
	Leader (Start End)	125 (typ)	Empty	Sealed	
L6X	Carrier	5000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	


### TAPE DIMENSIONS inches (millimeters)





# Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X

Tape Size	Α	В	С	D	N	W1	W2	W3
0 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)



- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

MAA05ARevC

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) ○ 0.10 C В 1.45±0.05 0.5 6 5 0.75 0.49 5X 1.00±0.05 1X 0.52 2 3 6X 0.3 **TOP VIEW** RECOMMENDED LAND PATTERN 0.55 MAX // 0.10 C 0.15(M) A B(S) C(S) (0.05) 6X0.3 Detail A 0.15 6X 0.25 $5 \times {0.35} \atop 0.25$ 0.6 0.5 (0.13)0.075 X 45° 4X CHAMFER **DETAIL A BOTTOM VIEW** PIN 1 LEAD

Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com