



February 2001
Revised March 2003

FSLV16211 24-Bit Bus Switch

General Description

The FSLV16211 is a 24-bit, high speed, low voltage bus switch. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

This device's design allow this part to be used as a 12-bit or 24-bit bus switch. When \overline{OE}_1 is LOW, Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected to Port 2B.

Features

- 5Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)



Ordering Code:

Order Number	Package Number	Package Description
FSLV16211G (Note 1)(Note 2)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
FSLV16211MTD (Note 2)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Ordering code "G" indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram




FSLV16211 24-Bit Bus Switch




Connection Diagrams

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
A	1A ₂	1A ₁	NC	OE ₂	1B ₁	1B ₂
B	1A ₄	1A ₃	1A ₇	OE ₁	1B ₃	1B ₄
C	1A ₆	1A ₅	GND	1B ₇	1B ₅	1B ₆
D	1A ₁₀	1A ₉	1A ₈	1B ₈	1B ₉	1B ₁₀
E	1A ₁₂	1A ₁₁	2A ₁	2B ₁	1B ₁₁	1B ₁₂
F	2A ₄	2A ₃	2A ₂	2B ₂	2B ₃	2B ₄
G	2A ₆	2A ₅	V _{CC}	GND	2B ₅	2B ₆
H	2A ₈	2A ₇	2A ₉	2B ₉	2B ₇	2B ₈
J	2A ₁₂	2A ₁₁	2A ₁₀	2B ₁₀	2B ₁₁	2B ₁₂

Truth Table

Inputs		Inputs/Outputs	
\overline{OE}_1	\overline{OE}_2	1A, 1B	2A, 2B
L	L	1A = 1B	2A = 2B
L	H	1A = 1B	Z
H	L	Z	2A = 2B
H	H	Z	Z

Absolute Maximum Ratings (Note 3)

Supply Voltage (V_{CC})	-0.5V to +4.6V
DC Switch Voltage (V_S)	-0.5V to +4.6V
DC Input Voltage (V_{IN}) (Note 4)	-0.5V to +4.6V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	-50 mA
DC Output (I_{OUT}) Sink Current	128 mA
DC V_{CC}/GND Current (I_{CC}/I_{GND})	+/- 100 mA
Storage Temperature Range (T_{STG})	-65°C to +150 °C

Recommended Operating Conditions (Note 5)

Power Supply Operating (V_{CC})	2.3V to 3.6V
Input Voltage (V_{IN})	0V to 3.6V
Output Voltage (V_{OUT})	0V to 3.6V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0 ns/V to 4 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T_A)	-40 °C to +85 °C

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics (Note: Not all conditions may appear on all switch types)

Symbol	Parameter	V_{CC} (V)	$T_A = -40\text{ °C to }+85\text{ °C}$			Units	Conditions
			Min	Typ	Max		
V_{IK}	Clamp Diode Voltage	3.0			-1.2	V	$I_{IN} = -18\text{ mA}$
V_{IH}	HIGH Level Control Input Voltage	2.3 - 2.7	1.7			V	
		2.7 - 3.6	2.0				
V_{IL}	LOW Level Control Input Voltage	2.3 - 2.7			0.7	V	
		2.7 - 3.6			0.8		
I_I	Input Leakage Current	2.3			10.0	μA	Force $V_I = 3.6V, I_{OUT} = 0.0A$
		0.0			10.0		Force $V_I = 3.6V$
		3.6			1.0		$0 \leq V_{IN} \leq 3.6V$
I_{CC}	Quiescent Supply Current	3.6			10.0	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0A$
ΔI_{CC}	Increase in I_{CC} per Input	3.6			300.0	μA	One Input @ 3V, Other Inputs at V_{CC} or GND
I_{OZ}	OFF-STATE Leakage	3.6			± 1.0	μA	$0.0 \leq A, B \leq 3.6V$
R_{ON}	Switch On Resistance	3.0		5.0	7.0	Ω	$I_{IN} = 64\text{ mA}, V_I = 0.0V$
		3.0		5.0	7.0		$I_{IN} = 30\text{ mA}, V_I = 0.0V$
		3.0		10.0	15.0		$I_{IN} = 15\text{ mA}, V_I = 2.4V$
		3.0			20.0		$I_{IN} = 15\text{ mA}, V_I = 3.0V$
		2.3		5.0	8.0		$I_{IN} = 64\text{ mA}, V_I = 0.0V$
		2.3		5.0	8.0		$I_{IN} = 30\text{ mA}, V_I = 0.0V$
		2.3		10.0	15.0		$I_{IN} = 15\text{ mA}, V_I = 1.7V$
		2.3			20.0		$I_{IN} = 15\text{ mA}, V_I = 2.0V$

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$, $C_L = 30\text{pF}, R_L = 500\Omega$		$T_A = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$, $C_L = 50\text{pF}, R_L = 500\Omega$		Units
		$V_{CC} = 2.5\text{V} \pm 0.20\text{V}$		$V_{CC} = 3.3\text{V} \pm 0.30\text{V}$		
		Min	Max	Min	Max	
t_{PHL}, t_{PLH}	Propagation Delay (Note 6)		0.15		0.25	ns
t_{PHZ}, t_{PLZ}	Enable Time	0.5	4.7	1.0	7.0	ns
t_{PZH}, t_{PZL}	Disable Time	0.5	5.1	1.0	5.5	ns


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Typ	Max	Units	Conditions
C_{IN}	Control Pin Input Capacitance	4.5		pF	$V_{CC} = 3.3\text{V}$
$C_{I/O}$	Input/Output Capacitance	6.5		pF	$V_{CC}, \overline{OE} = 3.3\text{V}$

Note 7: $T_A = +25\text{ }^\circ\text{C}$, $f = 1\text{ MHz}$, Capacitance is characterized but not tested.

AC Loading and Waveforms



Test	Switch
t_{PD}	Open
t_{PLZ}/t_{PZL}	V_{IN}
t_{PHZ}/t_{PZH}	GND

Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500\text{ ns}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms

Symbol	V_{CC}	
	$3.3\text{V} \pm 0.3\text{V}$	$2.5\text{V} \pm 0.2\text{V}$
V_{MI}	1.5V	$V_{CC}/2$
V_{MO}	1.5V	$V_{CC}/2$
V_{MVO}	0.3V	0.15V
V_{IN}	6.0V	$2 \times V_{CC}$
V_{CCV}	3.0	V_{CC}
t_r/t_f	2 ns	2.5 ns

Physical Dimensions inches (millimeters) unless otherwise noted




- NOTES:
- A. THIS PACKAGE CONFORMS TO JEDEC MO-205
 - B. ALL DIMENSIONS IN MILLIMETERS
 - C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 - D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

**54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
Package Number BGA54A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD56**

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com