

March 2000

Revised March 2000

FST16861 20-Bit Bus Switch

## **FAIRCHILD** SEMICONDUCTOR TM

# FST16861 20-Bit Bus Switch

### **General Description**


The Fairchild Switch FST16861 provides 20-Bits of highspeed CMOS TTL-compatible bus switching. The low ON resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 10-bit or 20-Bit bus switch. When  $\overline{OE}_1$  is LOW, the switch is ON and Port 1A is connected to Port 1B. When  $\overline{OE}_2$  is LOW, Port 2A is connected to Port 2B. When  $\overline{OE}_X$  is HIGH, a high impedance state exists between the A and B Ports.

# Features

- $4\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
  Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

# Ordering Code:





www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	0.5V to +7.0V
DC Switch Voltage (V <sub>S</sub> ) (Note 2)	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 3)	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN}$ <0V	-50mA
DC Output (I <sub>OUT</sub> ) Current	128mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	±100mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 $^\circ\text{C}$

# Recommended Operating Conditions (Note 4)

Power Supply Operating (V <sub>CC)</sub>	4.0V to 5.5V			
Input Voltage (VIN)	0V to 5.5V			
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V			
Input Rise and Fall Time $(t_r, t_f)$				
Switch Control Input	0nS/V to 5nS/V			
Switch I/O	0nS/V to DC			

Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 2:  $V_S$  is the voltage observed/applied at either the A or B Ports across

the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held high or low. They may not float.

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> =	–40 °C to +	85 °C	Units	
			Min	Typ (Note 5)	Мах		Conditions
VIK	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{mA}$
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
l <sub>l</sub>	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			±1.0	μΑ	V <sub>IN</sub> = 5.5V
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 64mA$
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		7	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at $V_{CC}$ or GND

Note 5: Typical values are at  $V_{CC}$  = 5.0V and  $T_A$  = +25°C

**DC Electrical Characteristics** 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

### **AC Electrical Characteristics**

Symbol	•	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500 $\Omega$						
	Parameter	$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t <sub>PHL</sub> ,t <sub>PLH</sub>	Prop Delay Bus-to-Bus (Note 7)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figure 1, Figure 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.0	5.0		5.3		$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figure 1, Figure 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.0	6.0		6.3		$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figure 1, Figure 2


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V, \ V_{IN} = 0V$
C <sub>I/O</sub>	Input/Output Capacitance "OFF State"	6		pF	$V_{CC}, \overline{OE} = 5.0V, V_{IN} = 0V$


Note 8:  $T_A = +25^{\circ}C$ , f = 1 Mhz, Capacitance is characterized but not tested.


### AC Loading and Waveforms



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$ Note: C<sub>L</sub> includes load and stray capacitance Note: Input PRR = 1.0 MHz, T<sub>W</sub> = 500 ns

#### FIGURE 1. AC Test Circuit





FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com