

FAIRCHILD

SEMICONDUCTOR

September 1997 Revised December 1999 ST3253 Dual 4:1 Multiplexer/Demultiplexer Bus Switch

FST3253 Dual 4:1 Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST3253 is a dual 4:1 high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When $\overline{\text{OE}}$ is LOW, S_0 and S_1 connect the A Port to the selected B Port output. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
 Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| FST3253M | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |
| FST3253QSC | MQA16 | 16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide |
| FST3253MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Diagram



| Connection | Diagram |
|------------|---------|
|------------|---------|

| OE 1 | | 16 | — v _{cc} |
|--------------------|---|----|-------------------|
| s ₁ — | 2 | 15 | — 0E ₂ |
| 1 B ₄ — | 3 | 14 | — s _o |
| 1B3 — | 4 | 13 | — 2B ₄ |
| 1 B ₂ — | 5 | 12 | — 2B ₃ |
| 1 B ₁ — | 6 | 11 | — 2B ₂ |
| 1A — | 7 | 10 | — 2B ₁ |
| GND — | 8 | 9 | — 2A |
| | | | |

Pin Descriptions

| Pin Name | Description | | |
|---|--------------------|--|--|
| $\overline{OE}_1, \overline{OE}_2$ | Bus Switch Enables | | |
| S ₀ , S ₁ | Select Inputs | | |
| А | Bus A | | |
| B ₁ , B ₂ , B ₃ , B ₄ | Bus B | | |

Truth Table

| S ₁ | S ₀ | OE ₁ | OE ₂ | Function |
|----------------|----------------|-----------------|-----------------|---------------|
| Х | Х | Н | Х | Disconnect 1A |
| Х | Х | Х | н | Disconnect 2A |
| L | L | L | L | $A = B_1$ |
| L | Н | L | L | $A = B_2$ |
| н | L | L | L | $A = B_3$ |
| н | Н | L | L | $A = B_4$ |



Absolute Maximum Ratings(Note 1)

| Supply Voltage (V _{CC}) | -0.5V to +7.0V |
|--|------------------|
| DC Switch Voltage (V_S) | -0.5V to +7.0V |
| DC Input Voltage (V _{IN})(Note 2) | -0.5V to +7.0V |
| DC Input Diode Current (I _{IK}) V _{IN} <0V | –50mA |
| DC Output (I _{OUT}) Sink Current | 128mA |
| DC V _{CC} /GND Current (I _{CC} /I _{GND}) | +/- 100mA |
| Storage Temperature Range (T _{STG}) | -65°C to +150 °C |
| | |

Recommended Operating Conditions (Note 3)

| Power Supply Operating (V _{CC)} | 4.0V to 5.5V |
|--|------------------|
| Input Voltage (V _{IN}) | 0V to 5.5V |
| Output Voltage (V _{OUT}) | 0V to 5.5V |
| Input Rise and Fall Time (t_r, t_f) | |
| Switch Control Input | 0ns/V to 5ns/V |
| Switch I/O | 0ns/V to DC |
| Free Air Operating Temperature (T _A) | –40 °C to –85 °C |

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| | | v _{cc} | T _A = | -40 °C to + | 85 °C | | |
|-----------------|---------------------------------------|-----------------|------------------|-----------------|-------|-------|---|
| Symbol | Parameter | (V) | Min | Typ (Note 4) | Max | Units | Conditions |
| V _{IK} | Clamp Diode Voltage | 4.5 | | | -1.2 | V | $I_{IN} = -18 \text{mA}$ |
| V _{IH} | High Level Input Voltage | 4.0-5.5 | 2.0 | | | V | |
| VIL | Low Level Input Voltage | 4.0-5.5 | | | 0.8 | V | |
| I _I | Input Leakage Current | 5.5 | | | ±1.0 | μA | 0≤ V _{IN} ≤5.5V |
| I _{OZ} | OFF-STATE Leakage Current | 5.5 | | | ±1.0 | μΑ | 0 ≤A, B ≤V _{CC} |
| R _{ON} | Switch On Resistance | 4.5 | | 4 | 7 | Ω | $V_{IN} = 0V, I_{IN} = 64mA$ |
| | (Note 5) | 4.5 | | 4 | 7 | Ω | $V_{IN} = 0V, I_{IN} = 30mA$ |
| | | 4.5 | | 8 | 15 | Ω | $V_{IN} = 2.4V, I_{IN} = 15mA$ |
| | | 4.0 | | 11 | 20 | Ω | $V_{IN} = 2.4V, I_{IN} = 15mA$ |
| I _{CC} | Quiescent Supply Current | 5.5 | | | 3 | μA | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ |
| ΔI_{CC} | Increase in I _{CC} per Input | 5.5 | | | 2.5 | mA | One input at 3.4V |
| | | | | | | | Other inputs at V _{CC} or GND |

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

| AC Electrical Characteristics | | | | | | | | | |
|-----------------------------------|--|---|------|-----------------|------|-------|--|------------|--|
| | _ | $T_A = -40$ °C to +85 °C C _L = 50pF, RU = RD = 500 Ω | | | | | | | |
| Symbol | Parameter | $V_{CC}=4.5-5.5V$ | | $V_{CC} = 4.0V$ | | Units | Conditions | Figure No. | |
| | | Min | Max | Min | Max | | | | |
| PHL,tPLH | Prop Delay Bus to Bus (Note 6) | | 0.25 | | 0.25 | ns | V _I = OPEN | Figure 1 | |
| | Prop Delay, Select to Bus A | 1.0 | 5.3 | | 6.3 | 113 | | Figure 2 | |
| _{PZH} , t _{PZL} | Output Enable Time, Select to Bus B | 1.0 | 5.3 | | 6.0 | ns | $V_I = 7V$ for t_{PZL} | Figure 1 | |
| | Output Enable Time, I _{OE} to Bus A, B | 1.0 | 5.3 | | 6.2 | 115 | $V_I = OPEN$ for t_{PZH} | Figure 2 | |
| PHZ, t _{PLZ} | Output Disable Time., Select to Bus B | 1.0 | 5.8 | | 6.2 | nc | $V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ} | Figure 1 | |
| | Output Disable Time, I _{OE} to Bus A, B | 1.0 | 5.5 | | 6.2 | ns | $V_I = OPEN \text{ for } t_{PHZ}$ | Figure 2 | |


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

| Symbol | | Parameter | Тур | Max | Units | Conditions |
|--------|--------|-------------------------------|-----|-----|-------|--------------------------------|
| CIN | | Control Pin Input Capacitance | 3 | | pF | V _{CC} = 5.0V |
| CI/O | A Port | Input/Output Capacitance | 13 | | pF | $V_{CC}, \overline{OE} = 5.0V$ |
| ~I/O | B Port | | 5 | | pF | VCC, OL = 5.0V |

Note 7: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω

Note: \mathbf{C}_{L} includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit

