

### AIRCHIL SEMICONDUCTOR

October 2000

FST34170 17-Bit to 34-Bit Multiplexer/Demultiplexer Bus Switch

## Revised December 2000

FST34170 17-Bit to 34-Bit Multiplexer/Demultiplexer Bus Switch

#### **General Description**

The Fairchild Switch FST34170 is a 17-bit to 34-bit highspeed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FST34170 is designed so that the A Port demultiplexes into B1 or B2 or both.

Two select (SEL<sub>1</sub>, SEL<sub>2</sub>) inputs provide switch enable control.


#### **Features**

- Slower Output Enable times prevent signal disruption
- $\blacksquare$  4 $\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details

#### **Ordering Code:**

|   | Order Number  | Package Number | Package Description |  |  |  |  |  |
|---|---|----------------|---------------------|--|--|--|--|--|
| FST34170MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide |   |                |                     |  |  |  |  |  |
|   | Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. |                |                     |  |  |  |  |  |

#### Logic Diagram



#### **Connection Diagram**

| 2A                 | 3   | 54 - 28 <sub>2</sub>  |
|--------------------|-----|-----------------------|
| 3B <sub>1</sub>    | 4   | 53 - 3A               |
| 4B                 | 5   | 52 - 38 <sub>2</sub>  |
| 4A                 | 6   | 51 - 482              |
| 58,                | 7   | 50 - 5A               |
| 6B                 | 8   | 49 - 5B <sub>2</sub>  |
| 6A                 | 9   | 48 - 63 <sub>2</sub>  |
| 78 <sub>1</sub>    | 10  | 47 <b>—</b> 7A        |
| 8B                 | 11  | 46 - 78 <sub>2</sub>  |
| 8A                 | 12  | 45 - 88 <sub>2</sub>  |
| GN D               | 13  | 44 - GND              |
| V <sub>CC</sub>    | 14  | 43 <b>-</b> 9A        |
|                    | 15  | 42 - 98 <sub>2</sub>  |
| 10B                | 16  | 41 - 103 <sub>2</sub> |
| 10A                | 17  | 40 - 11A              |
| 113 <sub>1</sub>   | 1.8 | 39 - 11B <sub>2</sub> |
| 128. <b></b>       | 19  | 38 - 128 <sub>2</sub> |
| 12A 🕳              | 20  | 37 <b>- 13</b> A      |
| 133 <sub>1</sub>   | 21  | 36 - 13B <sub>2</sub> |
| 14B. 🗕             | 22  | 35 - 14B <sub>2</sub> |
| 14A                | 23  | 34 - 15A              |
| 158,               | 24  | 33 - 15B <sub>2</sub> |
| 16B                | 25  | 32 - 163 <sub>2</sub> |
|                    | 26  | 31 — 17A              |
| 1/B <sub>1</sub> - |     | 30 - 17B2             |
| SEL1-              | 28  | 29 - SEL2             |
|                    |     |                       |
|                    |     |                       |
|                    |     |                       |

#### **Truth Table**

| Inpu                              | uts   | Function                |  |  |  |  |
|-----------------------------------|-------|-------------------------|--|--|--|--|
| SEL <sub>1</sub> SEL <sub>2</sub> |       | Function                |  |  |  |  |
| L                                 | Н     | $x A = x B_1$           |  |  |  |  |
| Н                                 | L     | $x A = x B_2$           |  |  |  |  |
| L                                 | Lat's | $x A = x B_1 and x B_2$ |  |  |  |  |
| н                                 | н     | Switch Open             |  |  |  |  |

#### **Pin Descriptions**

| Pin Name                            | Description   |
|-------------------------------------|---------------|
| SEL <sub>1</sub> , SEL <sub>2</sub> | Select Inputs |
| A                                   | Bus A         |
| B <sub>1</sub> , B <sub>2</sub>     | Bus B         |

UHC<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.



#### Absolute Maximum Ratings(Note 1)

| Supply Voltage (V <sub>CC</sub> )                                    | -0.5V to +7.0V   |
|--|------------------|
| DC Switch Voltage (V <sub>S</sub> ) (Note 2)                         | -0.5V to +7.0V   |
| DC Input Control Pin Voltage   |                  |
| (V <sub>IN</sub> ) (Note 3)  | -0.5V to +7.0V   |
| DC Input Diode Current (I <sub>IK</sub> ) $V_{IN}$ < 0V              | –50 mA           |
| DC Output Current (I <sub>OUT</sub> )                                | 128 mA           |
| DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> ) | +/- 100 mA       |
| Storage Temperature Range (T <sub>STG</sub> )                        | –65°C to +150 °C |

# Recommended Operating Conditions (Note 4)

| Power Supply Operating (V <sub>CC</sub> )        | 4.0V to 5.5V     |
|--|------------------|
| Input Voltage (V <sub>IN</sub> )                 | 0V to 5.5V       |
| Output Voltage (V <sub>OUT</sub> )               | 0V to 5.5V       |
| Input Rise and Fall Time $(t_r, t_f)$            |                  |
| Switch Control Input                             | 0nS/V to 5nS/V   |
| Switch I/O                                       | 0nS/V to DC      |
| Free Air Operating Temperature (T <sub>A</sub> ) | -40 °C to +85 °C |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2:  $\mathsf{V}_S$  is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

|                                  |                                       |                        | $T_A = -40 \ ^\circ C$ to +85 $^\circ C$ |                 |      |       |   |
|----------------------------------|---------------------------------------|------------------------|--|-----------------|------|-------|---|
| Symbol                           | Parameter                             | V <sub>CC</sub><br>(V) | Min                                      | Typ<br>(Note 5) | Max  | Units | Conditions                              |
| к                                | Clamp Diode Voltage                   | 4.5                    |  |                 | -1.2 | V     | I <sub>IN</sub> = -18mA                 |
| н                                | HIGH Level Input Voltage              | 4.0-5.5                | 2.0                                      |                 |      | V     |   |
| L                                | LOW Level Input Voltage               | 4.0-5.5                |  |                 | 0.8  | V     |   |
|                                  | Input Leakage Current                 | 5.5                    |  |                 | ±1.0 | μA    | $0 \le V_{IN} \le 5.5V$                 |
|                                  |                                       | 0                      |  |                 | 10   | μΑ    | $V_{IN} = 5.5V$                         |
| <sub>ZH</sub> , I <sub>OZL</sub> | OFF-STATE Leakage Current             | 5.5                    |  |                 | ±1.0 | μΑ    | $0 \le A, \le V_{CC}, V$                |
| <sub>ZH</sub> , I <sub>OZL</sub> | OFF-STATE Leakage Current             | 5.5                    |  |                 | ±1.0 | μΑ    | $0 \le B, \le V_{CC}, V$                |
| ON                               | Switch On Resistance                  | 4.5                    |  | 4               | 7    | Ω     | $V_{IN} = 0V, I_{IN} = 64 \text{ mA}$   |
|                                  | (Note 6)                              | 4.5                    |  | 4               | 7    | Ω     | $V_{IN} = 0V, I_{IN} = 30 \text{ mA}$   |
|                                  |                                       | 4.5                    |  | 8               | 14   | Ω     | $V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$ |
|                                  |                                       | 4.0                    |  | 11              | 20   | Ω     | $V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$ |
| C                                | Quiescent Supply Current              | 5.5                    |  |                 | 3    | μΑ    | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ |
| I <sub>CC</sub>                  | Increase in I <sub>CC</sub> per Input | 5.5                    |  |                 | 2.5  | mA    | One input at 3.4V                       |
|                                  |                                       |                        |  |                 |      |       | Other inputs at V <sub>CC</sub> or GND  |

#### **DC Electrical Characteristics**

Note 5: Typical values are at  $V_{CC}$  = 5.0V and  $T_{A}$  = +25  $^{\circ}C$ 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

#### **AC Electrical Characteristics**

# FST34170

| Symbol                              | Parameter                           |                      | $T_A = -40 \text{ °C to } +85 \text{ °C},$<br>$C_L = 50 \text{ pF, RU} = \text{RD} = 500\Omega$ |     |                 |    | Conditions                 | Figure No.   |
|-------------------------------------|-------------------------------------|----------------------|---|-----|-----------------|----|----------------------------|--------------|
| Symbol                              | Farameter                           | V <sub>CC</sub> = 4. | $V_{CC}=4.5-5.5V$   |     | $V_{CC} = 4.0V$ |    | Conditions                 | Figure No.   |
|                                     |                                     | Min                  | Max   | Min | Max             |    |                            |              |
| t <sub>PHL</sub> , t <sub>PLH</sub> | A or B, to B or A (Note 7)          |                      | 0.25  |     | 0.25            | ns | V <sub>I</sub> = OPEN      | Figures 1, 2 |
| t <sub>PZH</sub>                    | Output Enable Time,<br>SEL to A, B  | 7.0                  | 30.0  |     | 35.0            | ns | $V_I = OPEN$ for $t_{PZH}$ | Figures 1, 2 |
| t <sub>PZL</sub>                    | Output Enable Time,<br>SEL to A, B  | 7.0                  | 30.0  |     | 35.0            | ns | $V_I = 7V$ for $t_{PZL}$   | Figures 1, 2 |
| t <sub>PHZ</sub>                    | Output Disable Time,<br>SEL to A, B | 1.0                  | 6.9   |     | 7.3             | ns | $V_I = OPEN$ for $t_{PHZ}$ | Figures 1, 2 |
| t <sub>PLZ</sub>                    | Output Disable Time,<br>SEL to A, B | 1.0                  | 7.7   |     | 7.7             | ns | $V_I = 7V$ for $t_{PLZ}$   | Figures 1, 2 |


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

#### Capacitance (Note 8)

| Symbol          | Parameter                            | Тур | Max | Units | Conditions                         |  |
|-----------------|--------------------------------------|-----|-----|-------|------------------------------------|--|
| C <sub>IN</sub> | Control pin Input Capacitance        | 4   |     | pF    | $V_{CC} = 5.0V$                    |  |
| CI/O OFF        | Input/Output Capacitance "OFF State" | 8   |     | pF    | V <sub>CC</sub> = 5.0V, Switch OFF |  |

Note 8:  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested.

#### AC Loading and Waveforms



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$ 

Note:  $C_L$  includes load and stray capacitance,  $C_L$  = 50 pF

Note: Input PRR = 1.0 MHz,  $t_W = 500 \text{ ns}$ 

#### FIGURE 1. AC Test Circuit

