

## FAIRCHILD

SEMICONDUCTOR

June 1997 Revised December 1999 <sup>=</sup>ST6800 10-Bit Bus Switch with Pre-Charged Outputs

### FST6800 10-Bit Bus Switch with Pre-Charged Outputs

#### **General Description**

The Fairchild Switch FST6800 provides 10-bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device precharges the B Port to a selectable bias voltage (BiasV) to minimize live insertion noise.

The device is organized as a 10-bit switch with a bus enable ( $\overline{OE}$ ) signal. When  $\overline{OE}$  is LOW, the switch is ON and Port A is connected to Port B. When  $\overline{OE}$  is HIGH, the switch is OPEN and the B Port is precharged to BiasV through an equivalent 10-k $\Omega$  resistor.


#### Features

- $\blacksquare$  4 $\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Output precharge to minimize live insertion noise.
- Control inputs compatible with TTL level.

#### Ordering Code:

Package Number	Package Description
M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
-	MQA24

#### Logic Diagram



#### **Connection Diagram**


	-		
OE -		24	Vcc
A <sub>0</sub> —	2	23	— B <sub>0</sub>
A1 —	3	22	— B1
A2 -	4	21	— В <sub>2</sub>
A3 -	5	20	— В <sub>3</sub>
A <sub>4</sub> —	6	19	— В4
A <sub>5</sub> —	7	18	— В <sub>5</sub>
A <sub>6</sub> —	8	17	— В <sub>6</sub>
A7 -	9	16	- B7
A <sub>8</sub> —	10	15	- B <sub>8</sub>
A <sub>9</sub> —	11	14	- B9
GND -	12	13	- BIASV
374		-	

#### **Pin Descriptions**

Pin Name	Description
OE	Bus Switch Enable
А	Bus A
В	Bus B

OE	В <sub>0</sub> –В <sub>9</sub>	Function
L	A <sub>0</sub> -A <sub>9</sub>	Connect
н	BiasV	Precharge

**Truth Table** 





#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Switch Voltage (V <sub>S</sub> )	-0.5V to +7.0V
Bias V Voltage Range	-0.5V to +6.0V
DC Input Voltage (VIN) (Note 2)	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN}$ <0V	-50mA
DC Output (I <sub>OUT</sub> ) Sink Current	128mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	+/- 100mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 °C

# Recommended Operating Conditions (Note 3)

Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
Precharge Supply (BiasV)	1.5V to $V_{CC}$
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time $(t_r, t_f)$	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature $(T_A)$	–40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

Symbol	Parameter	V <sub>CC</sub> (V)	<b>TA</b> =	= -40 °C to +8	S °C	Units	
			Min	Typ (Note 4)	Max		Conditions
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 mA$
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
VIL	LOW Level Input Voltage	4.0-5.5			0.8	V	
l <sub>l</sub>	Input Leakage Current	5.5			±1.0	μΑ	0≤ V <sub>IN</sub> ≤5.5V
I <sub>O</sub>	Output Current	4.5	0.25			mA	BiasV = $2.4V$ , B = $0$
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le A \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		8	15	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V <sub>CC</sub> or GND

#### **DC Electrical Characteristics**

Note 4: Typical values are at  $V_{CC}$  = 5.0V and  $T_A {=}\,{+}25^\circ C$ 

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

#### **AC Electrical Characteristics**

0k.al		$T_{A} = -40 \text{ °C to +85 °C,}$ $C_{L} = 50 \text{ pF, RU} = \text{ RD} = 500\Omega$ Units Conditions	$C_L = 50 pF, RU = RD = 500 \Omega$						Ormalitization	Einen Na	
Symbol	Parameter	V <sub>CC</sub> = 4.	.5 – 5.5V	V <sub>CC</sub> =	= <b>4.0V</b>	Units	Conditions	Figure No.			
		Min	Max	Min	Max						
t <sub>PHL</sub> ,t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2			
t <sub>PZH</sub>	Output Enable Time	1.5	6.2		6.5	ns	$V_I = OPEN$ , Bias $V = GND$	Figure 1			
t <sub>PZL</sub>		1.5	6.2		6.5	ns	V <sub>I</sub> = 7V, BiasV = 3V	Figure 2			
t <sub>PHZ</sub>	Output Disable Time	1.5	6.1		6.5	ns	$V_I = OPEN$ , Bias $V = GND$	Figure 1			
t <sub>PLZ</sub>		1.5	7.3		6.8	ns	$V_I = 7V$ , Bias $V = 3V$	Figure 2			


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

#### Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C <sub>I/O</sub>	Input/Output Capacitance	5		pF	$V_{CC}, \overline{OE} = 5.0V$


Note 7:  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested.

#### AC Loading and Waveforms



Note: Input driven by 50  $\Omega$  source terminated in 50  $\Omega$ Note:  $\mathbf{C}_{\mathsf{L}}$  includes load and stray capacitance Note: Input PRR = 1.0 MHz,  $t_W = 500 \text{ ns}$ 

#### FIGURE 1. AC Test Circuit



# FST6800

www.fairchildsemi.com

