

Data Sheet

July 1999

File Number

er 3275.3

4.7A, 100V, 0.540 Ohm, N-Channel Power MOSFETs

These are N-Channel enhancement mode silicon gate power field effect transistors designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These advanced power MOSFETs are designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA17441.

Ordering Information

PART NUMBER	PACKAGE	BRAND		
IRFU110	TO-251AA	IFU110		
IRFR110	TO-252AA	IFR110		

NOTE: When ordering, use the entire part number.

Features


- 4.7A, 100V
- $r_{DS(ON)} = 0.540\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- Linear Transfer Characteristics
- · High Input Impedance
- 175°C Operating Temperature
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC TO-251AA



JEDEC TO-252AA





IRFR110, IRFU110

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRFR110, IRFU110	UNITS
Drain to Source Voltage (Note 1)V _{DS}	100	V
Drain to Gate Voltage (Note 1)V _{DGR}	100	V
Continuous Drain Current	4.7	Α
$T_C = 100^{\circ}C$	3.3	Α
Pulsed Drain Current (Note 4)	17	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation	30	W
Linear Derating Factor	0.2	W/oC
Single Pulse Avalanche Rating (Note 3)	19	mj
Operating and Storage Temperature	-55 to 175	оС
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	οС
Package Body for 10s, See Techbrief 334	260	оС

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 10)		100	-	-	V
Gate to Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	-	4	V	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = Rated BV _{DSS} , V_{GS} = 0V V_{DS} = 0.8 x Rated BV _{DSS} , V_{GS} = 0V, T_J = 150°C		-	-	25	μА
				-	-	250	μΑ
On-State Drain Current	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}, V_{GS} = 10V$		4.7	-	-	Α
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V		-	-	±100	nA
Drain to Source On Resistance (Note 4)	r _{DS(ON)}	I _D = 3.3A, V _{GS} = 10V (Figures 8, 9)		=	0.41	0.540	Ω
Forward Transconductance (Note 4)	9 _{fs}	V _{DS} = 50V, I _{DS} = 3.3A (Figure 12)		1.3	2.0	-	S
Turn-On Delay Time	t _{d(ON)}	$\begin{array}{l} V_{DD}=50\text{V, }I_{D}\approx5.6\text{A, }R_{GS}=24\Omega,R_{L}=9.1\Omega,\\ V_{GS}=10\text{V}\\ \text{MOSFET Switching Times are Essentially Independent of Operating Temperature} \end{array}$		-	7.6	11	ns
Rise Time	t _r			-	24	36	ns
Turn-Off Delay Time	t _{d(OFF)}			-	14	21	ns
Fall Time	t _f			-	14	21	ns
Total Gate Charge	Q _{g(TOT)}		_{DS} = 0.8 x Rated BV _{DSS} ,	-	5.2	7.7	nC
Gate to Source Charge	Q _{gs}	$R_L = 14\Omega$, $I_{G(REF)} = 1.5$ mA (Figure 14) Gate Charge is Essentially Independent of Operating Temperature		-	1.5	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	2.2	-	nC
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz (Figure 11)		-	180	-	pF
Output Capacitance	Coss			-	82	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	15	-	pF
Internal Drain Inductance	L _D	Measured from the Drain Lead, 6mm (0.25in) from Package to Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from The Source Lead, 6mm (0.25in) from Header to Source Bonding Pad	G O ELS	-	7.5	-	nH
Junction to Case	$R_{\theta JC}$			-	-	5.0	oC/W
Junction to Ambient	R _{θJA}	Free Air Operation		-	-	110	oC/W

IRFR110, IRFU110

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET	, D	-	-	4.7	Α
Pulse Source to Drain Current (Note 2)	I _{SDM}	Symbol Showing the Integral Reverse P-N Junction Diode G o		-	-	17	А
Source to Drain Diode Voltage (Note 4)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = 4.7A$, $V_{GS} = 0V$ (Figure 13)		-	-	2.5	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C$, $I_{SD} = 5.6A$, $dI_{SD}/dt = 100A/\mu s$		46	96	200	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 25^{\circ}C$, $I_{SD} = 5.6A$, $dI_{SD}/dt = 100A/\mu s$		0.17	0.38	0.83	μС

NOTES:

- 2. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 3. V_{DD} = 25V, starting T_J = 25°C, L = 1.3mH, R_G = 25 Ω , peak I_{AS} = 4.7A.
- 4. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS

IRFR110, IRFU110

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE**

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ΔΙΖΔ

Teles (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029

. .__ |