

# IFX439供<mark>@</mark>ML Semiconductor<sup>®</sup> Products

**PRODUCT INFORMATION** 

付加急出货


# FX439 FFSK Modem

Publication D/439/5 February 1993
Provisional Issue

### Features/Applications

- 1200 Baud FFSK Modem
- Meets Cellular and Trunked Radio Specifications
- Full-Duplex 1200 Baud
- On-Chip Rx and Tx Bandpass Filters
- Clock Recovery and Carrier Detect Facilities
- Pin Selectable Xtal/Clock Frequencies (1.008MHz or 4.032MHz Input)

- Mobile and Cellular Radio Data Signalling
- NMT 450/900
- Band III
- Radiocom 2000
- ZVEI
- Personal Radio
- Portable Data Terminals
- General Purpose Applications



**FX439** 


# **Brief Description**


The FX439 is a single-chip CMOS LSI circuit which operates as a 1200 baud FFSK modem. The mark and space frequencies are 1200Hz and 1800Hz phase continuous and the frequency transitions occur at the zero crossing point. The transmitter and receiver will work independently, thus providing full-dupler operation at 1200 baud. The baud rate, transmit mark and space frequencies, Tx and Rx synchronization are all derived


4.032MHz external Xtal/clock input, frequency being pin selectable with the 'Clock Rate' logic input. The device includes circuitry for carrier detect and facility for the Rx clock recovery. An on-board switched capacitor 900Hz — 2100Hz bandpass filter provides optimum carrier filtering. The use of switched capacitor analogue filters and digital signal processing results in excellent dynamic performance with few external components,

Pin Number	Function
FX439 FX439 FX439	

		FX439 LG/LS			
1	1	1	Xtal/Clock: The input to the on-chip inverter, for use with either a 1.008MHz or a 4.0 or external clock. Clock frequency selection is by the "Clock Rate" input pin.	032MHz Xtal	
2	2	2	Xtal: Output of the on-chip inverter (See Figure 2).		
3	3	3	Tx Sync O/P: A 1200Hz squarewave used to synchronize the input of logic data and transmission of the FFSK signal (See Figure 5).		
4	5	5	Tx Signal O/P: When the transmitter is enabled, this pin outputs the 1200/1800Hz (140-step pseudo sinewave) FFSK signal (See Figure 5). With the transmitter disabled, this output is set to a high-impedance state.		
5	6	7	Tx Data I/P: Serial logic data to be transmitted is input to this pin.		
6	7	8	Tx Enable: A logic '0' will enable the transmitter (See Figure 5). A logic '1' at this input will put the transmitter into powersave whilst forcing the "Tx Sync O/P" to a logic '1' and "Tx Signal O/P" to a high-impedance state. This pin is internally pulled to V <sub>DD</sub> .		
	8	9	Bandpass O/P: The output of the Rx 900Hz-2100Hz bandpass filter. This output irr typically $10k\Omega$ and may require buffering prior to use.	npedance is	
8	9	10	Rx Enable: The control of the Rx function. The control of other outputs is given bek	ow.	
		•		Rx Sync Out	
			"1" = Enabled Enabled Enabled	Enabled	
			"0" = Powersave "0" "0"	1" or "0"	
			impedance externally or adopting a different powersaving strategy (such as using C <sub>2</sub> supplying V <sub>DD</sub> via a series switch). This pin is internally pulled to V <sub>DD</sub> .	and C <sub>s</sub> and	
9	10	11	Blas: The output of the on-chip analogue bias circuitry. Held internally at V <sub></sub> /2, this p	v	
9	10 11	11		v	
			<b>Blas:</b> The output of the on-chip analogue bias circuitry. Held internally at $V_{DD}/2$ , this process decoupled to $V_{SS}$ by a capacitor ( $C_2$ ). (See Figure 2 and $Rx$ Enable notes).	pin should be	
10	11	12	Blas: The output of the on-chip analogue bias circuitry. Held internally at $V_{DD}/2$ , this p decoupled to $V_{SS}$ by a capacitor ( $C_2$ ). (See Figure 2 and $Rx$ Enable notes). $V_{SS}$ : Negative supply rail (GND).	pin should be eiver.	
10 11	11 12	12 13	Blas: The output of the on-chip analogue bias circuitry. Held internally at V <sub>DD</sub> /2, this p decoupled to V <sub>ss</sub> by a capacitor (C <sub>2</sub> ). (See Figure 2 and <i>Rx Enable</i> notes).  V <sub>ss</sub> : Negative supply rail (GND).  Unclocked Data O/P: The recovered asynchronous serial data output from the receiver	pin should be eiver. r. Data is	
10 11 12	11 12 13	12 13 14	Blas: The output of the on-chip analogue bias circuitry. Held internally at V <sub>DD</sub> /2, this p decoupled to V <sub>SS</sub> by a capacitor (C <sub>2</sub> ). (See Figure 2 and <i>Rx Enable</i> notes).  V <sub>SS</sub> : Negative supply rail (GND).  Unclocked Data O/P: The recovered asynchronous serial data output from the receiver latched out by the recovered clock, available at the "Rx Sync O/P," (See Figure 6).	pin should be eiver. . Data is	
10 11 12	11 12 13	12 13 14	Blas: The output of the on-chip analogue bias circuitry. Held internally at V <sub>DD</sub> /2, this p decoupled to V <sub>SS</sub> by a capacitor (C <sub>2</sub> ). (See Figure 2 and <i>Rx Enable</i> notes).  V <sub>SS</sub> : Negative supply rail (GND).  Unclocked Data O/P: The recovered asynchronous serial data output from the receiver latched out by the recovered clock, available at the "Rx Sync O/P," (See Figure 6).  Carrier Detect O/P: When an FFSK signal is being received this output is a logic '1.  Rx Signal I/P: The FFSK signal input for the receiver. This input should be coupled	eiver.  r. Data is	
10 11 12 13	11 12 13 14 15	12 13 14 15 16	Blas: The output of the on-chip analogue bias circuitry. Held internally at V <sub>DD</sub> /2, this p decoupled to V <sub>SS</sub> by a capacitor (C <sub>2</sub> ). (See Figure 2 and <i>Rx Enable</i> notes).  V <sub>SS</sub> : Negative supply rail (GND).  Unclocked Data O/P: The recovered asynchronous serial data output from the receiver latched out by the recovered clock, available at the "Rx Sync O/P," (See Figure 6).  Carrier Detect O/P: When an FFSK signal is being received this output is a logic '1.  Rx Signal I/P: The FFSK signal input for the receiver. This input should be coupled capacitor, C <sub>3</sub> .  Rx Sync O/P: A flywheel 1200Hz squarewave output. This clock will synchronize to	pin should be eiver.  T. Data is  Via a  o incoming Rx	
10 11 12 13	11 12 13 14 15	12 13 14 15 16	Blas: The output of the on-chip analogue bias circuitry. Held internally at V <sub>DD</sub> /2, this processed to V <sub>SS</sub> by a capacitor (C <sub>2</sub> ). (See Figure 2 and <i>Rx Enable</i> notes).  V <sub>SS</sub> : Negative supply rail (GND).  Unclocked Data O/P: The recovered asynchronous serial data output from the receiver latched out by the recovered clock, available at the "Rx Sync O/P," (See Figure 6).  Carrier Detect O/P: When an FFSK signal is being received this output is a logic '1.  Rx Signal I/P: The FFSK signal input for the receiver. This input should be coupled capacitor, C <sub>3</sub> .  Rx Sync O/P: A flywheel 1200Hz squarewave output. This clock will synchronize to FFSK data (See Figure 6).  Clock Rate: A logic input to select and allow the use of either a 1.008MHz or 4.032l Xtal/clock. Logic '1' = 4.032MHz, logic '0' = 1.008MHz. This input has an internal pull	eiver.  r. Data is  via a  o incoming Rx  MHz Idown resistor	
10 11 12 13 15	11 12 13 14 15 17	12 13 14 15 16 18	Blas: The output of the on-chip analogue bias circuitry. Held internally at V <sub>DD</sub> /2, this processed decoupled to V <sub>SS</sub> by a capacitor (C <sub>2</sub> ). (See Figure 2 and <i>Rx Enable</i> notes).  V <sub>SS</sub> : Negative supply rail (GND).  Unclocked Data O/P: The recovered asynchronous serial data output from the receiver latched out by the recovered clock, available at the "Rx Sync O/P," (See Figure 6).  Carrier Detect O/P: When an FFSK signal is being received this output is a logic '1.  Rx Signal I/P: The FFSK signal input for the receiver. This input should be coupled capacitor, C <sub>3</sub> .  Rx Sync O/P: A flywheel 1200Hz squarewave output. This clock will synchronize to FFSK data (See Figure 6).  Clock Rate: A logic input to select and allow the use of either a 1.008MHz or 4.032l Xtal/clock. Logic '1' = 4.032MHz, logic '0' = 1.008MHz. This input has an internal pull (1.008MHz).  Carrier Detect Time Constant (τ): Part of the carrier detect integration function. The connected to this pin will affect the carrier detect response time and hence noise per	eiver.  r. Data is  via a  o incoming Rx  MHz Idown resistor	







#### **Specification**

#### **Absolute Maximum Ratings**

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage -0.3V to 7.0VInput voltage at any pin (ref  $V_{SS} = OV$ ) -0.3V to  $(V_{DD} + 0.3V)$ Output sink/source current (total) 20mA Operating temperature range: FX439J -30°C to +85°C (cerdip) FX439DW/LG/LS -30°C to +70°C (plastic) Storage temperature range: FX439J -55°C to +125°C (cerdip) -40°C to +85°C

FX439DW/LG/LS

Total device dissipation @ T<sub>AMB</sub> 25°C

Derating Operating Limits

Noton 1 Countal form

All characteristics measured using the standard test circuit (Figure 4) with the following test parameters and is valid for all tests unless otherwise stated:

 $V_{DD} = +5V$ ,  $T_{amb} = 25$ °C, Xtal ( $X_1$ ) Frequency: 1.008MHz 0dB reference


Noise SNR ratio measured in bit rate bandwidth (1200Hz) 300mV rms (band limited 5kHz gaussian white noise)


800mW Max.


10mW/°C

(plastic)

Caracteristics	See Note	Min.	Тур.	Max.	Unit
Static Characteristics					
Supply Volts		4.5	5.0	5.5	V
Supply Current: Rx (Enabled) Tx (Disabled	1)	_	3.6	-	mΑ
Rx (Enabled) Tx (Enabled)		-	4.5		mA
Rx (Disabled) Tx (Disabled		_	650	_	μA
Logic '1' level	•	80%V <sub>DD</sub>		_	V
Logic '0' level			_	20%V <sub>DD</sub>	v
Digital Output Impedance		_	4	20 /0 V DD	kΩ
Analogue and Digital Input Impedance		100	_	_	kΩ
Tx Output Impedance		_	10		kΩ
On-Chip Crystal Oscillator:			10	_	K77
R <sub>in</sub>		10	_	_	МΩ
R <sub>out</sub>		5	<del>-</del>	 15	kΩ
Inverter Gain		10	_	20	dB
Gain Bandwidth Product		3 x 10 <sup>6</sup>	_	20	ab
Crystal Frequency	1	- 10	1.008	_	MHz
Crystal Frequency	i		4.032	_	MHz
Dynamic Characteristics	•		4.002		IVITIZ
Receiver:					
Signal Input: Dynamic Range (50dB SNR)	2, 3	100	230	1000	mV rms
Bit Error Rate: 12dB SNR	3	_	7.0	1000	10-4
20dB SNR	3		1.0		10-8
Receiver Synchronization 12dB SNR:	6		1.0		10
Probability of Bit 8 being correct	· ·		0.99		
Probability of Bit 16 being correct			0.995		
Carrier Detect	4		0.555		
Sensitivity	6. 7	_	_	150	mV rms
Probability of Carrier Detect being high:	-, .			150	1117 11115
12dB SNR after Bit 8	4. 8	_	0.98		
12dB SNR after Bit 16	4, 8	-	0.995		
0dB Noise (No Signal)	8	_	0.05		
Fransmitter Output	-		0.00	-	
Tx Output Level		_	775	_	mV rms
Output Level Variation 1200/1800Hz		0		_ ±1.00	dB
Output Distortion		_	3	±1.00	ив %
3rd Harmonic Distortion		_	2	3	% %
Logic '1' Carrier Frequency	5	_	1200	- -	
Logic '0' Carrier Frequency	5	_	1800	_	Hz Hz
Isochronous Distortion	•		1000	_	172
1200Hz – 1800Hz			25	40	
1800Hz – 1200Hz		_	20	40	μs μs







### **Package Outlines**

The FX439DW, the S.O.I.C. package is shown in Figure 8, the 'J' version in Figure 9, the 'LG' version in Figure 10 and the 'LS' version in Figure 11.

Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anticlockwise when viewed from the top (indent side).

Fig.8 FX439DW S.O.I.C. Package





Fig.9 FX439J Package



# **Handling Precautions**

The FX439 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

Fig.10 FX439LG Package





Fig.11 **FX439LS** Package



## **Ordering Information**

FX439DW	20-pin surface mount S.O.I.C.
FX439J	22-pin cerdip DIL
FX439LG	24-pin quad plastic

24-pin quad plastic encapsulated, bent and In the process of creating a more global image, the three standard product so companies of CML Microsystems Plc (Consumer Microcircuits Limited (UK), (USA) and CML Microcircuits (Singapore) Pte Ltd) have undergone name chamaintaining their separate new names (CML Microcircuits (UK) Ltd, CML Microcircuits (Singapore) Pte Ltd), now operate under the single circuits.

These companies are all 100% owned operating companies of the CML Micr Group and these changes are purely changes of name and do not change are entities and hence will have no effect on any agreements or contacts current

#### **CML Microcircuits Product Prefix Codes**

Until the latter part of 1996, the differentiator between products manufactured MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefix respectively. These products use the same silicon etc. and today still carry the In the latter part of 1996, both companies adopted the common prefix: CMX.

This notification is relevant product information to which it is attached.

## Company contact information is as below:



COMMUNICATION SEMICONDUCTORS

Oval Park, Langford, Maldon, Essex, CM9 6WG, England Tel: +44 (0)1621 875500 Fax: +44 (0)1621 875600 uk.sales@cmlmicro.com www.cmlmicro.com



COMMUNICATION SEMICONDUCTORS

4800 Bethania Station Road, Winston-Salem, NC 27105, USA Tel: +1 336 744 5050,

0800 638 5577
Fax: +1 336 744 5054
us.sales@cmlmicro.com
www.cmlmicro.com

COMMUNICA

No 2 Kallang 06 Mactech I Singapore 34

Tel: +65 74 Fax: +65 74 sg.sales@cm www.cmlmicr