Quad Driver Incl. Short-Circuit Signaling

FZL 4146

Bipolar IC

Features

- Short-circuit signaling
- Four driver circuits for driving power transistors
- Turn-ON threshold setting from 1.5 to 7 V



Type	Ordering Code	Package
FZL 4146 G	Q67000-H8743	P-DSO-20-7 (SMD)
General Description		

General Description

The IC comprises four driver circuits capable of driving power transistors (PNP or PMOS). The output transistors are protected against short-circuit to ground and supply voltage. The turn-ON threshold can be set from 1.5 V to 7 V. Overload at one or several outputs will be indicated at pin SQ (signaling output). The corresponding power transistors are then protected by changeover to clock-governed operation.

Circuit Description

Each driver circuit has one active high driver input DI and a common enable input ENA (active high) is provided for all stages. The Q output is designed to drive the output transistors. The load current is sampled and, if necessary, limited via pin W. If the load current exceeds the preset value, the output stage switches off. Switching-ON again is provided by the built-in clock generator T. Its operation requires an external capacitor $C_{\rm e}$ at pin CE. If C_e is bridged by a break-key, switching-ON can only be carried out by operating this key. The duty cycle of the clock generator is 1:47 (e.g. 45 µs/2.1 ms with $C_{\rm e}$ = 10 nF). The clock generator is privileged versus the current sensor shut down. When the supply is connected, the internal RS-FF goes into the state corresponding to the released output.

SIEMENS FZL 4146

The turn-ON threshold at input DI and ENA can be set via pin TS from 1.5 to 7 V.

 $V_{\rm TS}$ = 0 V ... 1.5 V Turn-ON threshold = 1.5 V $V_{\rm TS}$ = 1.5 V ... 7 V Turn-ON threshold = $V_{\rm TS}$ Turn-ON threshold = 7 V


Inputs DI, ENA and W are proof against line break, i.e. an open input at DI or ENA corresponds to input L, open input W corresponds to overcurrent. If input TS is open, the highest turn-ON threshold is provided.

The internal current supply B and the undervoltage monitor UV ensure that in case of a supply voltage that is below the $V_{\rm S}$ turn-OFF threshold, outputs Q and SQ are disabled and the inputs go high-impedance. Basic functioning is possible within the range from $V_{\rm S}$ turn-OFF threshold to 4.5 V.

In case of overcurrent or short-circuit to ground at any output stage the signaling output (SQ) will go low. In clock-governed operation (i.e. when there is automatic switching-ON by the clock and not by a key), SQ goes high and low at the clock rate as long as a short-circuit or overload is present. SQ is an open-collector output.

Any input and output is ESD proof within the limit values.

Pin Configuration (top view)




FZL 4146

SIEMENS

Pin Definitions and Functions

Pin	Symbol	Function
1	CE	Pin for C_{e}
2	ENA	Enable input for drivers 1 to 4
3	DI1	Input driver 1
4	DI2	Input driver 2
5	N.C.	Not connected
6	GND	Ground
7	DI3	Input driver 3
8	DI4	Input driver 4
9	TS	Threshold changeover for all inputs
10	SQ	Short-circuit signaling output for drivers 1 to 4
11	W4	Output current sensor driver 4
12	Q4	Output driver 4
13	W3	Output current sensor driver 3
14	Q3	Output driver 3
15	$V_{\mathbb{S}}$	Supply voltage
16	GND	Ground
17	W2	Output current sensor driver 2
18	Q2	Output driver 2
19	W1	Output current sensor driver 1
20	Q1	Output driver 1



Block Diagram

Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	$V_{\mathtt{S}}$	- 0.3	40	V	
Supply voltage	$V_{\mathtt{S}}$	- 0.3	45	V	100 ms,
0 - 1 - 16	T 7	0.0	40	\	5 s interval
Supply voltage	V_{S}	- 0.3	48	V	120 μs
Reverse supply current in GND	I_{GND}	_	0.5	A	1) 4)
Input voltage at DI, ENA, TS Input voltage at DI, ENA, TS	$V_{\sf DI, \sf ENA,TS}$	-5 -5	40 45	V V	100 ms,
input voltage at DI, ENA, 13	$V_{\sf DI,ENA,TS}$	- 5	45	V	5 s interval
Output voltage Q	V_{Q}	V _S - 8	$V_{\mathtt{S}}$	V	min. – 0.3 V
Current in Q	I_{Q}	– 10	3	mA	18)
Voltage at W	$ert V_{\sf W}$	$V_{\rm S} - 6.5$	$V_{\rm S}$ + 5	V	min. – 0.3 V,
-					max. 45
Voltage at W	V_{W}	$V_{\rm S}$ – 12	$V_{\rm S}$ + 5	V	min. – 0.3 V,
					max. 45 V ²⁾
Voltage at CE	V_{C}	- 0.3	$V_{\mathtt{S}}$	V	min. – 0.3 V,
					max. 45 V ³⁾
Voltage at SQ	$V_{\sf SQ}$	- 0.5	45	V	Output high
Input current DI, ENA, TS	$V_{\sf DI, ENA, TS}$	- 3	3	mA	4)
•	DI, 21471, 10				
Input current DI, ENA, TS	$V_{\sf DI, \sf ENA, \sf TS}$	-5	5	mΑ	100 ms,
					5 s interval
Input current DI, ENA, TS	$V_{\sf DI, ENA, TS}$	– 10	10	mΑ	10 μs, 500 μs
					interval

Notes: ¹⁾ An adequate resistor in the GND line can provide protection in case of wrong polarization of $V_{\rm S}$. It should be noted, however, that in this case all pins may become conductive across GND.

²⁾ Loading may lead to degradation and thus to a shift of the switching threshold at W. (Characteristics: switching threshold at W).

Short loading may lead to a deviation of approx. 20 mV.

 $^{^{3)}}$ In case of short-circuit of $V_{\rm S}$, the capacitance stored in $C_{\rm e}$ during previous operation will not damage the IC.

⁴⁾ Note the power loss.

FZL 4146

SIEMENS

Absolute Maximum Ratings (cont'd)

Parameter	Symbol	Limit \	Limit Values		Remarks
		min.	max.		
Current in SQ Current in W Current in W	$I_{ m SQ}$ $I_{ m W}$ $I_{ m W}$	-3 -5 -10	8 5 10	mA mA mA	Output low 1 ms, 50 ms interval ⁵⁾ 10 μs, 500 μs interval ⁵⁾
Junction temperature Storage temperature Therm. resistance, system-ambient Therm. resistance, system-packag.	$T_{ m stg}$ $R_{ m th~SA}$ $R_{ m th~SP}$	- 40 - 50	150 150 95 25	°C °C K/W	6)
ESD strength acc. to MIL - hrs. 883 Meth. 3015 (100 pF/1.5 kΩ, 5 discharges/polarity)	V_{ESD}	-2	2	kV	
Burst strength of the inputs/ outputs Q and W connected to the power transistors (in acc. with IEC publ. 801-4)	$V_{\sf Burst}$	300		V	7)
Junction temperature in normal operation during 15 years with 100 % ED	T _{j15}		125	°C	8)

Notes: ⁵⁾ Loading may lead to degradation and thus to a shift of the switching threshold at W. Unfrequent loading leads to a deviation of approx. 20 mV.

⁶⁾ Related to GND; the GND pins are connected with the chip carrier via the leadframe.

⁷⁾ If it can be prooved with samples.

 $^{^{8)}}$ During normal operation, the failure rate is \leq 100 fit acc. to SN 29500 at a junction temperature of 75 °C.

Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage ¹¹⁾ Supply voltage ¹²⁾ Supply voltage ¹³⁾ Supply voltage rise	$V_{ m S}$ $V_{ m S}$ $V_{ m S}$ d $V_{ m S}/{ m d}t$	4.5 V _{TS} + 3 10 - 1	40 40 40 1	V V V V/μs	$V_{TS} = 0 \dots 1.5 \text{ V}$ $V_{TS} = 1.5 \dots 7 \text{ V}$ $V_{TS} = V_{S}$ ₂₀₎
Junction temperature	$T_{\rm j}$	- 25	150	°C	
Time-determining capacitor of the clock generator	C_{e}	1	100	nF	10)
Input voltage	$V_{\sf DI, ENA, TS}$	-2	40	V	14) 15) 16) 17) 19)
Current at output SQ	I_{SQ}	- 1	6	mA	

Notes: 9) W pins that remain open, must be connected to $V_{\rm S}$.

- The $C_{\rm e}$ value depends on the desired pulse width $t_{\rm p}$ during short circuit. It applies: $C_{\rm e}$ = 0.25 mS x $t_{\rm p}$.
- 11) At an input threshold = 1.5 V
- 12) At an input threshold = 1.5 V to 7 V
- 13) At an input threshold = 7 V
- This function is also ensured for 40 V \leq $V_{\rm S}$ \leq 45 V and 40 °C \leq $T_{\rm j}$ \leq 25 °C as long as 0 V \leq $V_{\rm DI,\;ENA,\;TS}$ \leq 40 V.
- The outputs Q are disabled even if $-3 \text{ V} \le V_{\text{DI, ENA}} \le -2 \text{ V}$ or $-1 \text{ mA} \le I_{\text{DI, ENA}} \le 50 \text{ }\mu\text{A}$ and $V_{\text{S}} 5 \text{ V} \le V_{\text{W}} \le V_{\text{S}} + 5 \text{ V}$, max. 45 V.
- The outputs Q are enabled even if 40 V \leq $V_{DI, ENA} \leq$ 45 V and $V_{S} 0.2$ V \leq $V_{W} \leq$ $V_{S} + 5$ V, max. 45 V.
- Current limiting and disabling of outputs Q are ensured even if 40 V \leq $V_{DI, ENA} \leq$ 45 V and $V_S 5$ V \leq $V_W \leq$ $V_S 0.4$ V.
- Dynamic charge reversal of a 2-nF capacitor as in **figure 1** is permissible (corresponds to short circuit to conducting output in P-channel MOSFET)
- Proper working of the IC is also ensured if, before $V_{\rm S}$ is turned-On, an input voltage $V_{\rm DI,\,ENA}$ is present in the permissible range (footnote 15).
- ²⁰⁾ At 10 V/μs short-term malfunction is possible, but never a latch-up.

Characteristics

Supply voltage 4.5 V $\leq V_{\rm S} \leq$ 40 V, junction temperature - 25 °C $\leq T_{\rm j} \leq$ 125 °C

Parameter	rameter Symbol Limit Values		ıes	Unit	Test Condition	
		min.	typ.	max.		
Current consumption	$I_{s,OFF}$			5	mA	$V_{\text{ENA}} = 0 \text{ V},$
Current consumption	$I_{s,ON}$			13.5	mA	$egin{aligned} V_{ m w} &= V_{ m S}^{\ 4)} \ V_{ m ENA} &= V_{ m DI} = V_{ m w} = V_{ m Q} = V_{ m S}; \ V_{ m TS} &= 0 \ { m V}^{3)} \end{aligned}$
H-input voltage at DI, ENA H-input voltage	V_{IH}	2			V	$V_{TS} = 0 \; V$
at DI, ENA L-input voltage	V_{IH}	6.8			V	$V_{TS} = V_{S}$
at DI, ENA	V_{IL}			0.7	V	$V_{TS} = 0 \; V$
L-input voltage at DI, ENA	V_{IL}			4.8	V	$V_{TS} = V_{S}$
Input hysteresis	$V_{HI} \ V_{HI}$	30 30	100 100	300 300	mV mV	$\begin{array}{c} \text{0 V} \leq V_{\text{TS}} \leq V_{\text{S}} \leq \text{30 V} \\ \text{2 V} \leq V_{\text{TS}} \leq V_{\text{S}} \end{array}$
Input current DI, ENA ^{1), 7)}	$I_{DI,ENA}$	50		200	μΑ	$1.5 \text{ V} \leq V_{\text{DI, ENA}} \leq 30 \text{ V}$
Input current DI, ENA	$I_{DIO,ENAO}$			100	μΑ	$ \begin{array}{c} 0 \text{ V} \leq V_{\text{DI, ENA}} \leq 30 \text{ V} \\ V_{\text{S}} = 0 \text{ V} \end{array} $
L-output voltage at SQ	V_{SQL}			0.5	V	$I_{\rm SQ}$ = 5 mA, $V_{\rm W}$ = $V_{\rm S}$ - 2 V
Leakage current output SQ	I_{SQH}			10	μΑ	$V_{W} = V_{S}$
Output current Q	$I_{\mathrm{Q}0}$	0.6		1.6	mA	$V_{\rm S}$ – 2 V $\leq V_{\rm Q} \leq V_{\rm S}$
Current from TS	$-I_{TS}$	2	5	10	μΑ	$V_{TS} = 0.7 \; V$
Current in W	I_{W}			100	μΑ	V_{S} – 2 V $\leq V_{\mathrm{W}} \leq V_{\mathrm{S}}$
Switching threshold at W ²⁾	V_{W}	<i>V</i> _S – 0.25	V _S – 0.3	<i>V</i> _S – 0.35	V	

Notes see page 11.

Characteristics (cont'd)

Supply voltage 4.5 V \leq V_S \leq 40 V, junction temperature - 25 °C \leq $T_{\rm j}$ \leq 125 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Current in W	I_{W}			100	μΑ	$V_{\rm S}$ – 2 V $\leq V_{\rm W} \leq V_{\rm S}$
Charge current from CE Discharge current from CE	$-I_{Ce}$ I_{Ce}		5 235		μA μA	
Upper switching threshold at CE Lower switching threshold at CE	$V_{ extsf{CU}}$			2.4	v v	
$V_{ m Q}$ at overcurrent	$V_{QR}^{$	<i>V</i> _S – 0.4 V			V	$V_{\rm W} = V_{\rm S} - 2 \text{ V},$ $I_{\rm Q} = -20 \mu\text{A}$
$V_{ m Q}$ at output disable	V _{QL} ⁶⁾	V _S – 0.4 V			V	$V_{\rm ENA} = 0 \text{ V},$ $I_{\rm Q} = -20 \mu\text{A},$ $0 \text{ V} \le V_{\rm S} \le 40 \text{ V}$
Signal run time LH	t_{PLH}			50	μs	
Signal run time HL	t_{PHL}			50	μs	
Pulse width	t_{P}	33	45	65	μs	$C_{\rm e}$ = 10 nF
Duty cycle	t_P/t_0	1:55	1:47	1:40		$C_{\rm e}$ = 10 nF
Delay time of the short-circuit signaling	<i>t</i> _{PWM} ⁵⁾			10	μs	$V_{\rm C} = 0 \text{ V}$
Duration of the negative spikes at input W, which do not result in switching off	t_{VZ}	1			μs	

Notes see page 11.

Characteristics (cont'd)

Supply voltage 4.5 V \leq $V_{\rm S} \leq$ 40 V, junction temperature - 25 °C \leq $T_{\rm i} \leq$ 125 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Difference between $V_{\rm TS}$ and input switching threshold ENA, DI during transition from L to H	$V_{ extsf{DIH-}} \ V_{ extsf{TS}}$	- 0.2		0.2	V	$2 \text{ V} \le V_{\text{TS}} \le 4.8 \text{ V}$
Idling voltage at output Q	V_{QH}	V _S – 13	V _S – 11.5	_	V	<i>V</i> _S ≥ 18 V
$\overline{V_{ extsf{S}}}$ turn-Off threshold	V_{TSV}	2.5		4.5	V	$V_{\rm Q} > V_{\rm QL};$ $I_{\rm Q} = -20~\mu{\rm A}$
Resistance across Q and $V_{\rm S}$	R_{Q}	8	13	19	kΩ	$V_{\rm ENA} = 0 \text{ V};$ $I_{\rm Q} = -100 \mu \text{A}$ $R_{\rm Q} = (V_{\rm S} - V_{\rm Q})/0.1 \text{mA}$
Z-diode internal resistance	R _Z		20	50	Ω	V_{ENA} = 0 V; I_{Q1} = -3 mA I_{Q2} = -8 mA, R_{Q} = ΔV_{Q} /5 mA

Footnotes for the Characteristics

- ¹⁾ The given limit values apply to inputs DI, ENA, if they are not measured, from 0 to 40 V.
- ²⁾ The layout provides an adaption of $V_{\rm wtyp.}$ from $V_{\rm S}-0.3$ V to $V_{\rm S}-0.4$ V or $V_{\rm S}-0.48$ V by simply changing of the ALU mask.
- $^{3)}$ All inputs DI1 to DI4 and W1 to W4 as well as Q1 to Q4 $I_{\rm SON}$ means the sum of all currents flowing from the voltage source $V_{\rm S}$ into the IC, i.e. $I_{\rm SON}$ = $I_{\rm S}$ + Σ $I_{\rm DI}$ + Σ $I_{\rm ENA}$ + Σ $I_{\rm W}$ + Σ $I_{\rm Q}$.
- 4) All other pins are open.
- ⁵⁾ The delay time of loop W \rightarrow I regulator \rightarrow RS-FF \rightarrow AND \rightarrow current source \rightarrow Q is unaccessable for measurement without external wiring due to fast reaction of the current regulator. For this reason, in case of overload, the above mentioned switch-OFF delay time is replaced by the delay time for input W \rightarrow output SQ.
 - Measurement: jump function at W from $V_{\rm W}$ = $V_{\rm S}$ to $V_{\rm W}$ = $V_{\rm S}$ 1 V
- $^{6)}$ $I_{\rm Q}$ = leakage current $I_{\rm CBO}$ of the external PNP-driver transistor
- For $V_{\rm DI,\,TS}$ < 1.5 V, $I_{\rm DI,\,ENA}$ remains below its minimum value; it is however ensured that in case of open inputs the corresponding outputs will be safely disabled.

SIEMENS FZL 4146




Figure 1




Figure 2 Application Circuit




Figure 3
Operating Mode: Automatic Turn-ON after Overload

Package Outlines

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm