



查询DG2303供应商

捷多邦，专业PCB打样工厂，24小时加急出货

New Product

DG2303

Vishay Siliconix

## High-Speed, Low $r_{ON}$ , 1.8-V/2.5-V/3.3-V/5-V, SPST Analog Switch (1-Bit Bus Switch)

### FEATURES

- SC-70 5-Lead Package
- 5- $\Omega$  Switch Connection Between Two Ports
- Minimal Propagation Delay Through The Switch
- Low  $I_{CC}$
- Zero Bounce In Flow-Through Mode
- Control Inputs Compatible with TTL Level


### DESCRIPTION

The DG2303 is a high-speed, 1-bit, low power, TTL-compatible bus switch. Using sub-micron CMOS technology, DG2303 achieves low on-resistance and negligible propagation delay.

The DG2303 consist of a bi-directional input/output pins A

and B. When the output enable (OE) is low, the input/output pins are connected. When the OE is high, the switch is open and a high-impedance state exists between input/output pins A and B.

### FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Top View

Device Marking: E6

TRUTH TABLE		
OE	B	Function
L	HiZ State	Disconnect
H	A	Connect

ORDERING INFORMATION		
Temp Range	Package	Part Number
-40 to 85°C	SC70-5	DG2303DL

# DG2303

Vishay Siliconix

New Product



## ABSOLUTE MAXIMUM RATINGS

Reference to GND	Power Dissipation (Packages) <sup>b</sup>
V+ ..... -0.3 to +6 V	5-Pin SC70 <sup>c</sup> ..... 250 mW
OE, A, B <sup>a</sup> ..... -0.3 to (V+ + 0.3 V)	
Continuous Current (Any terminal) ..... ±50 mA	
Peak Current ..... ±200 mA (Pulsed at 1 ms, 10% duty cycle)	
Storage Temperature (D Suffix) ..... -65 to 150°C	

### Notes:

- a. Signals on A, or B or OE exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 3.1 mW/°C above 70°C

## SPECIFICATIONS (V+ = 5.0 V)

Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 1.65 V to 5.5 V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> <sup>e</sup>	Temp <sup>a</sup>	Limits -40 to 85°C			Unit
				Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	
<b>DC Characteristics</b>							
On-Resistance	r <sub>ON</sub>	V+ = 1.8 V, V <sub>A</sub> = 0 V, I <sub>B</sub> = 4 mA	Full			28.0	Ω
		V+ = 1.8 V, V <sub>A</sub> = 1.8 V, I <sub>B</sub> = 4 mA	Full			60.0	
		V+ = 2.3 V, V <sub>A</sub> = 0 V, I <sub>B</sub> = 8 mA	Full			12.0	
		V+ = 2.3 V, V <sub>A</sub> = 2.3 V, I <sub>B</sub> = 8 mA	Full			30.0	
		V+ = 3.0 V, V <sub>A</sub> = 0 V, I <sub>B</sub> = 24 mA	Full			9.0	
		V+ = 3.0 V, V <sub>A</sub> = 3.0 V, I <sub>B</sub> = 24 mA	Full			20.0	
		V+ = 4.5 V, V <sub>A</sub> = 0 V, I <sub>B</sub> = 30 mA	Full			7.0	
		V+ = 4.5 V, V <sub>A</sub> = 2.4 V, I <sub>B</sub> = 15 mA	Full			12.0	
		V+ = 4.5 V, V <sub>A</sub> = 4.5 V, I <sub>B</sub> = 30 mA	Full			15.0	
r <sub>ON</sub> Flatness <sup>d</sup>	r <sub>ON</sub> Flatness	V+ = 1.8 V, V <sub>A</sub> = 0 V to V+, I <sub>B</sub> = 4 mA	Full		125		μA
		V+ = 2.5 V, V <sub>A</sub> = 0 V to V+, I <sub>B</sub> = 8 mA	Full		28		
		V+ = 3.3 V, V <sub>A</sub> = 0 V to V+, I <sub>B</sub> = 24 mA	Full		12		
		V+ = 5.0 V, V <sub>A</sub> = 0 V to V+, I <sub>B</sub> = 30 mA	Full		6		
Switch Off Leakage Current	I <sub>(off)</sub>	V+ = 5.5 V, V <sub>A</sub> = 1 V/4.5 V, V <sub>B</sub> = 4.5 V/1 V	Full	-10		10	μA
Switch On Leakage Current	I <sub>(on)</sub>	V+ = 5.5 V, V <sub>A</sub> = V <sub>B</sub> = 1 V/4.5 V	Full	-10		10	
Input High Voltage	V <sub>IH</sub>	V+ = 1.65 V to 1.95 V	Full	1.35			V
		V+ = 2.3 V to 2.7 V	Full	1.6			
		V+ = 3.0 V to 3.6 V	Full	2.0			
		V+ = 4.5 V to 5.5 V	Full	2.4			
Input Low Voltage	V <sub>IL</sub>	V+ = 1.65 V to 1.95 V	Full			0.4	ns
		V+ = 2.3 V to 2.7 V	Full			0.4	
		V+ = 3.0 V to 3.6 V	Full			0.6	
		V+ = 4.5 V to 5.5 V	Full			0.8	
Input Current	I <sub>IL</sub> or I <sub>IH</sub>	V <sub>OE</sub> = 0 or V+	Full	-1		1	μA
<b>Dynamic Characteristics</b>							
Prop Delay Bus-to-Bus <sup>f</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	V <sub>LD</sub> = Open, V= 1.65 V to 1.95 V, (Figure 1 and 2)	Full			5	ns
		V <sub>LD</sub> = Open, V= 2.3 V to 2.7 V, (Figure 1 and 2)	Full			2	
		V <sub>LD</sub> = Open, V= 3.0 V to 3.6 V, (Figure 1 and 2)	Full			1	
		V <sub>LD</sub> = Open, V= 4.5 V to 5.5 V, (Figure 1 and 2)	Full			1	



DG2303

New Product


Vishay Siliconix

**SPECIFICATIONS (V<sub>+</sub> = 5.0 V)**


Parameter	Symbol	Test Conditions Otherwise Unless Specified V <sub>+</sub> = 1.65 V to 5.5 V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> <sup>e</sup>	Temp <sup>a</sup>	Limits			Unit
				-40 to 85°C	Min <sup>b</sup>	Typ <sup>c</sup>	
<b>Dynamic Characteristics</b>							
Output Enable Time <sup>d</sup>	t <sub>PZL</sub>	V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 1.65 V to 1.95 V (Figure 1 and 2)	Full		4.2		ns
		V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 2.3 V to 2.7 V (Figure 1 and 2)	Full		3.3		
		V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 3.0 V to 3.6 V (Figure 1 and 2)	Full		2.6		
		V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 4.5 V to 5.5 V (Figure 1 and 2)	Full		1.8		
	t <sub>PZH</sub>	V <sub>LD</sub> = 0 V, V <sub>+</sub> = 1.65 V to 1.95 V (Figure 1 and 2)	Full		4.4		
		V <sub>LD</sub> = 0 V, V <sub>+</sub> = 2.3 V to 2.7 V (Figure 1 and 2)	Full		3.3		
		V <sub>LD</sub> = 0 V, V <sub>+</sub> = 3.0 V to 3.6 V (Figure 1 and 2)	Full		2.7		
		V <sub>LD</sub> = 0 V, V <sub>+</sub> = 4.5 V to 5.5 V (Figure 1 and 2)	Full		2.0		
Output Disable Time <sup>d</sup>	t <sub>PLZ</sub>	V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 1.65 V to 1.95 V (Figure 1 and 2)	Full		14.3		ns
		V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 2.3 V to 2.7 V (Figure 1 and 2)	Full		10.5		
		V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 3.0 V to 3.6 V (Figure 1 and 2)	Full		8.6		
		V <sub>LD</sub> = 2 x V <sub>+</sub> , V <sub>+</sub> = 4.5 V to 5.5 V (Figure 1 and 2)	Full		7.4		
	t <sub>PHZ</sub>	V <sub>LD</sub> = 0 V, V <sub>+</sub> = 1.65 V to 1.95 V (Figure 1 and 2)	Full		10.7		
		V <sub>LD</sub> = 0 V, V <sub>+</sub> = 2.3 V to 2.7 V (Figure 1 and 2)	Full		9.6		
		V <sub>LD</sub> = 0 V, V <sub>+</sub> = 3.0 V to 3.6 V (Figure 1 and 2)	Full		8.7		
		V <sub>LD</sub> = 0 V, V <sub>+</sub> = 4.5 V to 5.5 V (Figure 1 and 2)	Full		7.5		
Charge Injection <sup>d</sup>	Q <sub>INJ</sub>	C <sub>L</sub> = 1 nF, V <sub>GEN</sub> = 0 V, R <sub>GEN</sub> = 0 Ω, (Figure 3)	Room		0.5		pC
Off Isolation <sup>d</sup>	O <sub>IRR</sub>	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 10 MHz	Room		-50		dB
Insertion Loss <sup>d</sup>	Loss	R <sub>L</sub> = 50 Ω	Room		>200		MHz
Input Capacitance <sup>d</sup>	C <sub>in</sub>		Room		4		pF
Channel-Off Capacitance <sup>d</sup>	C <sub>(off)</sub>	V <sub>OE</sub> = 0 or V <sub>+</sub> , f = 1 MHz	Room		9		
Channel-On Capacitance <sup>d</sup>	CON		Room		20		
<b>Power Supply</b>							
Power Supply Range	V <sub>+</sub>			1.65		5.5	V
Power Supply Current	I <sub>+</sub>	V <sub>OE</sub> = 0 or V <sub>+</sub>			1.0		μA




## Notes:

- a. Room = 25°C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guaranteed by design, nor subjected to production test.
- e. V<sub>IN</sub> = input voltage to perform proper function.
- f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.

**AC LOADING AND WAVEFORMS**

Input driven by 50- $\Omega$  source terminated in 50  $\Omega$   
 $C_L$  includes load and stray capacitance  
 Input PRR = 1.0 MHz,  $t_W$  = 50 ns

**Figure 1.** AC Test Circuit**Figure 2.** AC Waveforms

**TEST CIRCUITS**

**Figure 3.** Charge Injection

**Figure 4.** Off-Isolation

**FIGURE 5.** Channel Off/On Capacitance