查询ADG604供应商



1 pC Charge Injection, 100 pA Leakage CMOS ± 5 V/5 V/3 V 4-Channel Multiplexer


ADG604

FEATURES

1 pC Charge Injection (Over the Full Signal Range) ± 2.7 V to ± 5.5 V Dual Supply 2.7 V to 5.5 V Single Supply Automotive Temperature Range: -40° C to $\pm 125^{\circ}$ C 100 pA Max @ 25°C Leakage Currents 85 Ω Typ On Resistance Rail-to-Rail Operation Fast Switching Times Typical Power Consumption (<0.1 μ W) TTL/CMOS Compatible Inputs 14-Lead TSSOP Package

APPLICATIONS

Automatic Test Equipment Data Acquisition Systems Battery-Powered Instruments Communication Systems Sample and Hold Systems Remote-Powered Equipment Audio and Video Signal Routing Relay Replacement Avionics



GENERAL DESCRIPTION

The ADG604 is a CMOS analog multiplexer, comprising four single channels. It operates from a dual supply of ± 2.7 V to ± 5.5 V, or from a single supply of 2.7 V to 5.5 V.

The ADG604 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. A Logic "0" on the EN pin disables the device.

The ADG604 offers ultralow charge injection of ± 1.5 pC over the entire signal range and leakage currents of 10 pA typical at 25°C. It offers on resistance of 85 Ω typ, which is matched to within 2 Ω between channels. The ADG604 also has low power dissipation yet gives high switching speeds. The ADG604 is available in a 14-lead TSSOP package.

PRODUCT HIGHLIGHTS

- 1. Ultralow Charge Injection (Q_{INJ}: ±1.5 pC Typ over the Full Signal Range)
- 2. Leakage Current <0.5 nA max @ 85°C
- 3. Dual ± 2.7 V to ± 5.5 V or Single 2.7 V to 5.5 V Supply
- 4. Fully Specified to 125°C
- 5. Small 14-Lead TSSOP Package

remation furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use norfor any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com

ADG604-SPECIFICATIONS

DUAL SUPPLY¹ ($V_{DD} = +5 V \pm 10\%$, $V_{SS} = -5 V \pm 10\%$, GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

V _{SS} to V _{DD} .60 5.5 50	V Ω Typ Ω Max Ω Typ Ω Max Ω Typ Ω Max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$ $V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA},$ Test Circuit 1 $V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$ $V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
5.5 50	Ω Max Ω Typ Ω Max Ω Typ	$V_S = \pm 3 V$, $I_S = -1 mA$, Test Circuit 1 $V_S = \pm 3 V$, $I_S = -1 mA$
50	Ω Typ Ω Max Ω Typ	
:4		
	nA Typ nA Max	V_{DD} = +5.5 V, V_{SS} = -5.5 V V _S = ±4.5 V, V_D = ∓4.5 V, Test Circuit 2
-8	nA Typ nA Max nA Typ	$V_S = \pm 4.5 V, V_D = \mp 4.5 V,$ Test Circuit 2 $V_S = V_D = \pm 4.5 V,$ Test Circuit 3
10	nA Max	
2.4 0.8	V Min V Max	
:0.1	μΑ Τγρ μΑ Μax pF Τγp	$V_{IN} = V_{INL}$ or V_{INH}
	rJr	
.50	ns Typ ns Max	V_{S1} = +3 V, V_{S4} = -3 V, R_L = 300 Ω, C_L = 35 pF, Test Circuit 4
50	ns Max	$R_{L} = 300 \ \Omega, C_{L} = 35 \text{ pF}$ $V_{S} = 3 \text{ V}, \text{ Test Circuit 6}$ $R_{L} = 300 \ \Omega, C_{L} = 35 \text{ pF}$
55	ns Max ns Typ	$V_s = 3 V$, Test Circuit 6 $R_L = 300 \Omega$, $C_L = 35 pF$,
.0	ns Min pC Typ dB Typ	$V_{S1} = V_{S2} = 3 V, \text{ Test Circuit 5}$ $V_S = 0 V, R_S = 0 \Omega, C_L = 1 nF, \text{ Test Circuit 7}$ $R_L = 50 \Omega, C_L = 5 pF, f = 10 \text{ MHz},$
	dB Typ	Test Circuit 8 $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$, Test Circuit 10
	MHz Typ pF Typ pF Typ pF Typ	$R_{L} = 50 \Omega, C_{L} = 5 \text{ pF, Test Circuit 9}$ f = 1 MHz f = 1 MHz f = 1 MHz
	μА Тур	V_{DD} = +5.5 V, V_{SS} = -5.5 V Digital Inputs = 0 V or 5.5 V
	µA Max	
.5 55	50 5	i0 ns Max ns Typ i0 ns Max ns Typ is Max ns Typ ns Max ns Typ ns Min pC Typ dB Typ dB Typ dB Typ MHz Typ pF Typ pF Typ pF Typ

NOTES

¹Y Version Temperature Range: -40°C to +125°C

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

-40°C to -40°C to 25°C +85°C +125°C Unit **Test Conditions/Comments** Parameter ANALOG SWITCH V Analog Signal Range 0 V to V_{DD} $V_{DD} = 4.5 V, V_{SS} = 0 V$ $V_{\rm S}$ = 3.5 V, $I_{\rm S}$ = -1 mA, On Resistance (R_{ON}) 210 ΩTyp 290 350 380 Ω Max Test Circuit 1 On Resistance Match Between 3 ΩTyp $V_{S} = 3.5 V, I_{S} = -1 mA$ Channels (ΔR_{ON}) 12 13 Ω Max V_{DD} = 5.5 V LEAKAGE CURRENTS $V_{\rm S} = 1 \text{ V}/4.5 \text{ V}, V_{\rm D} = 4.5 \text{ V}/1 \text{ V},$ Source OFF Leakage I_S (OFF) ± 0.01 nA Typ ± 0.1 ± 0.25 ± 4 nA Max Test Circuit 2 $V_{\rm S} = 1 \text{ V}/4.5 \text{ V}, V_{\rm D} = 4.5 \text{ V}/1 \text{ V},$ Drain OFF Leakage I_D (OFF) ± 0.01 nA Typ nA Max Test Circuit 2 ± 0.1 ± 0.5 ± 8 Channel ON Leakage I_D, I_S (ON) nA Typ $V_{\rm S} = V_{\rm D} = 4.5 \text{ V/1 V},$ ± 0.01 nA Max Test Circuit 3 ± 0.1 ± 0.5 10 DIGITAL INPUTS Input High Voltage, V_{INH} V Min 2.4Input Low Voltage, VINL V Max 0.8 Input Current $V_{IN} = V_{INL}$ or V_{INH} I_{INL} or I_{INH} 0.005 uA Typ ± 0.1 µA Max C_{IN}, Digital Input Capacitance 2 pF Typ DYNAMIC CHARACTERISTICS² Transition Time 90 ns Typ $V_{S1} = 3 V, V_{S4} = 0 V, R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, Test Circuit 4 150 185 210 ns Max ton Enable 105 ns Typ $R_L = 300 \Omega$, $C_L = 35 pF$ $V_8 = 3 V$, Test Circuit 6 150 190 220 ns Max 45 ns Typ R_L = 300 Ω , C_L = 35 pF toFF Enable 70 80 90 $V_s = 3 V$, Test Circuit 6 ns Max Break-Before-Make Time Delay, t_{BBM} 30 $R_{L} = 300 \Omega, C_{L} = 35 pF,$ ns Typ $V_{S1} = V_{S2} = 3 V$, Test Circuit 5 10 ns Min Charge Injection 0.3 pC Typ $V_{S} = 0 V$, $R_{S} = 0 \Omega$, $C_{L} = 1 nF$, Test Circuit 7

dB Typ

dB Typ

pF Typ

pF Typ

pF Typ

uA Typ

uA Max

1.0

MHz Typ

 $R_L = 50 \Omega$, $C_L = 5 pF$, f = 10 MHz,

 $R_{L} = 50 \Omega, C_{L} = 5 pF, f = 10 MHz,$

 $R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9

Digital Inputs = 0 V or 5.5 V

Test Circuit 8

Test Circuit 10

f = 1 MHz

f = 1 MHzf = 1 MHz

 $V_{DD} = 5.5 V$

SINGLE SUPPLY¹ ($V_{DD} = 5 V \pm 10\%$, $V_{SS} = 0 V$, GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

POWER REQUIREMENTS

Channel-to-Channel Crosstalk

Off Isolation

C_S (OFF)

C_D (OFF)

 $C_D, C_S(ON)$

Bandwidth -3 dB

NOTES

 \mathbf{I}_{DD}

¹Y Version Temperature Range: -40°C to +125°C

²Guaranteed by design, not subject to production test.

-65

-70

250

5

17

18

0.001

Specifications subject to change without notice.

ADG604-SPECIFICATIONS

SINGLE SUPPLY¹ ($V_{DD} = 3 V \pm 10\%$, $V_{SS} = 0 V$, GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
On Resistance (R _{ON})	380	420	460	ΩТур	$V_{DD} = 2.7 V, V_{SS} = 0 V$ $V_{S} = 1.5 V, I_{S} = -1 mA,$ Test Circuit 1
On Resistance Match Between Channels (ΔR_{ON})			5	ΩТур	$V_{S} = 1.5 V, I_{S} = -1 mA$
LEAKAGE CURRENTS					$V_{DD} = 3.3 V$
Source OFF Leakage I _S (OFF)	±0.01			nA Typ	$V_{\rm S} = 1 \text{ V/3 V}, V_{\rm D} = 3 \text{ V/1 V},$
	±0.1	± 0.25	± 4	nA Max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01			nA Typ	$V_{\rm S} = 1 \text{ V}/3 \text{ V}, V_{\rm D} = 3 \text{ V}/1 \text{ V},$
	±0.1	± 0.5	± 8	nA Max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.01			nA Typ	$V_{\rm S} = V_{\rm D} = 1 \text{ V/3 V},$
	± 0.1	± 0.5	± 10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V Min	
Input Low Voltage, V _{INL}			0.8	V Max	
Input Current					
I _{INL} or I _{INH}	0.005			μА Тур	$V_{IN} = V_{INL}$ or V_{INH}
			± 0.1	µA Max	
C _{IN} , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS ²					
Transition Time	170			ns Typ	$V_{S1} = 2 V, V_{S4} = 0 V, R_L = 300 \Omega,$
	320	390	450	ns Max	$C_{L} = 35 \text{ pF}, \text{ Test Circuit 4}$
t _{on} Enable	180	550	130	ns Typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	250	265	390	ns Max	$V_{\rm S} = 2$ V, Test Circuit 6
t _{OFF} Enable	100			ns Typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
	160	205	225	ns Max	$V_s = 2 V$, Test Circuit 6
Break-Before-Make Time Delay, t _{BBM}	100			ns Typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ \text{pF},$
			10	ns Min	$V_{S1} = V_{S2} = 2 V$, Test Circuit 5
Charge Injection	0.3			рС Тур	$V_{\rm S} = 0$ V to 3.3 V, $R_{\rm S} = 0$ Ω , $C_{\rm L} = 1$ μ F,
					Test Circuit 7
Off Isolation	-65			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$,
					Test Circuit 8
Channel-to-Channel Crosstalk	70			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$,
					Test Circuit 10
Bandwidth –3 dB	250			MHz Typ	$R_L = 50 \Omega, C_L = 5 pF$, Test Circuit 9
$C_{S}(OFF)$	5			pF Typ	f = 1 MHz
$C_{\rm D}$ (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 3.3 V$ Digital Inputs = 0 V or 3.3 V
I _{DD}	0.001			μА Тур	
			1.0	µA Max	

NOTES

¹Y Version Temperature Range: -40°C to +125°C

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to V_{SS}
V_{DD} to GND $\ldots \ldots -0.3$ V to +6.5 V
V_{SS} to GND +0.3 V to -6.5 V
Analog Inputs ² V_{SS} –0.3 V to V_{DD} + 0.3 V
Digital Inputs ² -0.3 V to V _{DD} + 0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D 20 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D 10 mA
Operating Temperature Range
Automotive (Y Version)40°C to +125°C
Storage Temperature Range65°C to +150°C

Junction Temperature 150°C
TSSOP Package
θ_{JA} Thermal Impedance 150°C/W
$\theta_{\rm IC}$ Thermal Impedance
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature 220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE

Model Option	Temperature Range	Package Description	Package
ADG604YRU	–40°C to +125°C	Thin Shrink Small Outline (TSSOP)	RU-14

PIN CONFIGURATION




Table I. Truth Table

A1	A0	EN	ON Switch
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4


CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG604 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




TERMINOLOGY


V _{DD}	Most Positive Power Supply Potential
V _{SS}	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to
	ground at the device.
GND	Ground (0 V) Reference
I _{DD}	Positive Supply Current
I _{SS}	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
R _{ON}	Ohmic Resistance between D and S
ΔR_{ON}	On Resistance Match between any two channels, i.e., R _{ON} Max – R _{ON} Min
R _{FLAT(ON)}	Flatness is defined as the difference between the maximum and minimum value of On resistance as measured
	over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the Switch "OFF"
I _D (OFF)	Drain Leakage Current with the Switch "OFF"
$I_{\rm D}, I_{\rm S}$ (ON)	Channel Leakage Current with the Switch "ON"
V_D, V_S	Analog Voltage on Terminals D, S
V _{INL}	Maximum Input Voltage for Logic "0"
V _{INH}	Minimum Input Voltage for Logic "1"
I_{INL} (I_{INH})	Input Current of the Digital Input
C _S (OFF)	Channel Input Capacitance for "OFF" Condition
C _D (OFF)	Channel Output Capacitance for "OFF" Condition
$C_D, C_S (ON)$	"On" Switch Capacitance
C _{IN}	Digital Input Capacitance
t _{ON} (EN)	Delay time between the 50% and 90% points of the digital input and switch "ON" condition.
t _{OFF} (EN)	Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.
t _{TRANSITION}	Delay time between the 50% and 90% points of the digital input and switch "ON" condition when switching
	from one address state to another.
t _{BBM}	"OFF" time or "ON" time measured between the 80% points of both switches, when switching from one addres
	state to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance
Off Isolation	A measure of unwanted signal coupling through an "On" switch.
Bandwidth	Frequency Response of the "On" Switch
Insertion Loss	Loss Due to the On Resistance of the Switch



TPC 1. On Resistance vs. V_D (V_S), Dual Supply




TPC 2. On Resistance vs. V_D (V_S), Single Supply




TPC 3. On Resistance vs. V_D (V_S) for Different Temperatures, Dual Supply


Typical Performance Characteristics-ADG604




TPC 4. On Resistance vs. V_D (V_S) for Different Temperatures, Single Supply




TPC 5. Leakage Currents vs. Temperature, Dual Supply




TPC 6. Leakage Currents vs. Temperature, Single Supply




TPC 7. Charge Injection vs. Source Voltage




TPC 8. t_{ON}/t_{OFF} Times vs. Temperature



TPC 9. Off Isolation vs. Frequency




TPC 10. Crosstalk vs. Frequency





TPC 11. On Response vs. Frequency

Test Circuits




Test Circuit 1. On Resistance






Test Circuit 3. On Leakage




Test Circuit 2. Off Leakage


Test Circuit 4. Switching Time of Multiplexer, t_{TRANSITION}




Test Circuit 5. Break-Before-Make Delay, t_{BBM}



Test Circuit 6. Enable Delay, t_{ON} (EN), t_{OFF} (EN)




Test Circuit 7. Charge Injection




Test Circuit 8. Off Isolation

0.1μF 0.1μF NETWORK ANALYZER V_{DD} V_{SS} <u>\$1</u>0 V_{OUT} O 4 D 50Ω S2 50Ω GND v₅(∿ Ą CHANNEL-TO-CHANNEL CROSSTALK = 20 LOG $\frac{V_{OUT}}{V_S}$

Test Circuit 10. Channel-to-Channel Crosstalk



Test Circuit 9. Bandwidth



OUTLINE DIMENSIONS Dimensions shown in inches and (mm).

C02752-0-2/02(0)