DATA SHEET

MOS INTEGRATED CIRCUIT μ PD78F4046

16-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD78F4046 is a product of the μ PD784046 Subseries in the 78K/IV Series.

The μ PD78F4046 has flash memory in place of the internal ROM of the μ PD784046. The incorporation of flash memory allows a program to be written or erased while mounted on the target board.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 μ PD784046 Subseries User's Manual Hardware: U11515E 78K/IV Series User's Manual Instruction: U10905E

FEATURES

- 78K/IV Series
- Pin compatible with μPD784044, 784046 (except VPP pin)
- Flash memory: 64 KB
- Internal RAM: 2048 bytes
- Operable with the same supply voltage as that of the mask ROM version: $V_{DD} = 4.5$ to 5.5 V

APPLICATIONS

- Water heaters, vending machines, etc.
- FA fields such as robots, automated machine tools, etc.

ORDERING INFORMATION


Part Number

Package

 μ PD78F4046GC-3B9 80-pin plastic QFP (14 × 14 mm)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

78K/IV SERIES LINEUP



On-chip VFD controller/driver

OVERVIEW OF FUNCTIONS

ltem			Function				
Number of		113					
instructions (mnemonics)							
General-purpose registers		8 bits \times 16 registers \times 8	8 banks, or 16 bits $ imes$ 8 registers $ imes$	8 banks (memory mapping)			
Minimum i execution		125 ns (@16 MHz oper	ration with internal clock)				
Internal	Flash memory	64 KB					
memory	RAM	2048 bytes					
Memory sp	pace	1 MB with program/dat	a combined				
I/O ports	Total	65					
	Input	17					
	I/O	48					
Pins wit ancillary function	y pull-up	29					
Real-time	output port	4 bits × 1					
Timers		Timer 0: (16 bits)	Timer counter \times 1 Capture/compare register \times 4	Pulse output • Toggle output • Set/reset output			
		Timer 1: (16 bits)	Timer counter \times 1 Compare register \times 2	Pulse output • Toggle output • Set/reset output			
		Timer/event counter 2: (16 bits)	Timer counter \times 1 Compare register \times 2	Pulse output • Toggle output • PWM/PPG output			
		Timer/event counter 3: (16 bits)	Timer counter \times 1 Compare register \times 2	Pulse output • Toggle output • PWM/PPG output			
		Timer 4:	Timer counter × 1	Pulse output			
		(16 bits)	Compare register \times 2	• Real-time output (4 bits $ imes$ 1)			
A/D conve	rter	10-bit resolution $ imes$ 16 c	hannels				
Serial inte	rface	UART/IOE (3-wire serial I/O): 2 channels (with baud rate generator)					
Watchdog	timer	1 channel					
Interrupts	Sources	27 (internal: 23, external: 8 (internal/external: 4)) + BRK instruction					
	Software	BRK instruction					
Non-maskable Maskable		Internal: 1, external: 1					
		Internal: 22, external: 7 (internal/external: 4)					
		 4 programmable priority levels 3 service modes: vectored interrupt/macro service/context switching 					
Bus sizing		8-bit/16-bit external dat					
Standby		HALT/STOP/IDLE mod	es				
Supply vol	tage	VDD = 4.5 to 5.5 V					
Package		80-pin plastic QFP (14	× 14 mm)				

Note The pins with ancillary functions are included in the I/O pins.

CONTENTS

1.	DIFFERENCES AMONG μ PD784046 SUBSERIES
2.	PIN CONFIGURATION (TOP VIEW)6
3.	SYSTEM CONFIGURATION EXAMPLE (AC SERVO MOTOR CONTROL)
4.	BLOCK DIAGRAM
5.	PIN FUNCTIONS
	5.1 Port Pins
	5.2 Non-Port Pins
	5.3 Pin I/O Circuits and Recommended Connection of Unused Pins
6.	INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)16
7.	FLASH MEMORY PROGRAMMING17
	7.1 Selecting Communication Mode 17
	7.2 Function of Flash Memory Programming 18
	7.3 Connection of Flashpro II and Flashpro III 18
	7.4 Cautions When Writing to Flash Memory
8.	ELECTRICAL SPECIFICATIONS
9.	PACKAGE DRAWING
10	RECOMMENDED SOLDERING CONDITIONS
AP	PENDIX A. DEVELOPMENT TOOLS
	PENDIX B. RELATED DOCUMENTS


1. DIFFERENCES AMONG μ PD784046 SUBSERIES

The only difference between the μ PD784044 and μ PD784046 is the internal memory capacity. The μ PD78F4046 is a version of the μ PD784046 with the internal ROM replaced by flash memory. The differences are shown in Table 1-1.

Part Number Item	μΡD784044	μPD784046	μPD78F4046
Internal ROM	32 KB (mask ROM)	64 KB (mask ROM)	64 KB (flash memory)
Internal RAM	1024 bytes	2048 bytes	
Function of pin 57	Function of pin 57 MODE		MODE/Vpp

2. PIN CONFIGURATION (TOP VIEW)

• 80-pin plastic QFP (14 \times 14 mm) μ PD78F4046GC-3B9




Caution Connect the MODE/VPP pin directly to Vss in normal operation mode.


NEC

P00 to P03:	Port 0	AD0 to AD15:	Address/Data Bus
P10 to P13:	P13: Port 1		Address Bus
P20 to P27:	Port 2	RD:	Read Strobe
P30 to P37:	Port 3	LWR:	Low Address Write Strobe
P40 to P47:	Port 4	HWR:	High Address Write Strobe
P50 to P57:	Port 5	ASTB:	Address Strobe
P60 to P63:	Port 6	WAIT:	Wait
P70 to P77:	Port 7	BWD:	Bus Width Definition
P80 to P87:	Port 8	MODE:	Mode
P90 to P94:	Port 9	CLKOUT:	Clock Out
RTP0 to RTP3:	Real-Time Port	X1, X2:	Crystal
NMI:	Nonmaskable Interrupt	RESET:	Reset
INTP0 to INTP6:	Interrupt from Peripherals	ANI0 to ANI15:	Analog Input
TO00 to TO03, TO10, TO11:		AVREF:	Analog Reference Voltage
TO20, TO21, TO30, TO31:	Timer Output	AVdd:	Analog Power Supply
TI2, TI3:	Timer Input	AVss:	Analog Ground
RxD, RxD2:	Receive Data	Vdd:	Power Supply
TxD, TxD2:	Transmit Data	Vpp:	Programming Power Supply
ASCK, ASCK2:	Asynchronous Serial Clock	Vss:	Ground
SI1, SI2,:	Serial Input		
SO1, SO2:	Serial Output		
SCK1, SCK2:	Serial Clock		

3. SYSTEM CONFIGURATION EXAMPLE (AC SERVO MOTOR CONTROL)



4. BLOCK DIAGRAM



5. PIN FUNCTIONS

5.1 Port Pins (1/2)

Pin Name	I/O	Alternate Function	Fun	oction		
P00 to P03	I/O	RTP0 to RTP3	 Port 0 (P0): 4-bit I/O port Input/output can be specified in a When used as an input port, an a specified by means of software. 			
P10	I/O	TO20	Port 1 (P1):			
P11		TO21	• 4-bit I/O port			
P12		ТО30	Input/output can be specified in 7	1-bit units.		
P13		TO31				
P20	Input	NMI	Port 2 (P2):	Input only		
P21	I/O	INTP0/TO00	• 8-bit I/O port	Input/output can be specified in		
P22		INTP1/TO01		1-bit units.		
P23		INTP2/TO02				
P24		INTP3/TO03				
P25		INTP4				
P26		INTP5/TI2				
P27		INTP6/TI3				
P30	I/O	TO10	Port 3 (P3):			
P31		TO11	8-bit I/O port			
P32		RxD/SI1	Input/output can be specified in	1-bit units.		
P33		TxD/SO1				
P34		ASCK/SCK1				
P35		RxD2/SI2				
P36		TxD2/SO2				
P37		ASCK2/SCK2				
P40 to P47	I/O	AD0 to AD7	 Port 4 (P4): 8-bit I/O port Input/output can be specified in 7 When used as an input port, and specified by means of software. 			
P50 to P57	I/O	AD8 to AD15	 Port 5 (P5): 8-bit I/O port Input/output can be specified in 7 When used as an input port, an especified by means of software. 			
P60 to P63	I/O	A16 to A19	 Port 6 (P6): 4-bit I/O port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software. 			

5.1 Port Pins (2/2)

Pin Name	I/O	Alternate Function	Function
P70 to P77	Input	ANI0 to ANI7	Port 7 (P7):
			8-bit input-only port
P80 to P87	Input	ANI8 to ANI15	Port 8 (P8):
			8-bit input-only port
P90	I/O	RD	Port 9 (P9):
P91		LWR	• 5-bit I/O port
P92		HWR	 Input/output can be specified in 1-bit units.
P93		ASTB	• When used as an input port, an on-chip pull-up resistor can be
P94		WAIT	specified by means of software.

5.2 Non-Port Pins (1/2)

Pin Name	I/O	Alternate Function		Function
RTP0 to RTP3	Output	P00 to P03	Real-time output	
NMI	Input	P20	Non-maskable interr	rupt request input
INTP0		P21/TO00	External interrupt	Capture trigger signal of CC00
INTP1		P22/TO01	request input	Capture trigger signal of CC01
INTP2		P23/TO02		Capture trigger signal of CC02
INTP3		P24/TO03		Capture trigger signal of CC03
INTP4		P25		Conversion start trigger input of A/D converter
INTP5		P26/TI2		_
INTP6		P27/TI3		
ТО00	Output	P21/INTP0	Timer output from ti	mer
TO01		P22/INTP1		
TO02		P23/INTP2		
TO03	1	P24/INTP3		
TO10		P30		
TO11		P31		
ТО20		P10		
TO21		P11		
ТО30		P12		
TO31		P13		
TI2	Input	P26/INTP5	External count clock	a input to timer/event counter 2
TI3		P27/INTP6	External count clock	s input to timer/event counter 3
RxD		P32/SI1	Serial data input (UA	ARTO)
RxD2		P35/SI2	Serial data input (U/	ART2)
TxD	Output	P33/SO1	Serial data output (l	JART0)
TxD2		P36/SO2	Serial data output (L	JART2)
ASCK	Input	P34/SCK1	Baud rate clock inpu	ut (UART0)
ASCK2		P37/SCK2	Baud rate clock inpu	ut (UART2)
SI1		P32/RxD	Serial data input (3-	wire serial I/O1)
SI2		P35/RxD2	Serial data input (3-	wire serial I/O2)
SO1	Output	P33/TxD	Serial data output (3	3-wire serial I/O1)
SO2		P36/TxD2	Serial data output (3	3-wire serial I/O2)
SCK1	I/O	P34/ASCK	Serial clock input/ou	Itput (3-wire serial I/O1)
SCK2		P37/ASCK2	Serial clock input/ou	Itput (3-wire serial I/O2)
AD0 to AD7		P40 to P47	Lower multiplexed a	ddress/data bus for expanding memory externally
AD8 to AD15 ^{Note}		P50 to P57	• When 8-bit bus is	
			-	us for expanding memory externally
			 When external 16 Higher multiplexed 	-bit bus is specified address/data bus for expanding memory externally
A16 to A19 ^{Note}	Output	P60 to P63		for expanding memory externally
	Carpar	P90	Read strobe to exter	
		1 30	Tread shope to exter	mar memory

Note The number of pins used as address bus pins differs depending on the external address space.

5.2 Non-Port Pins (2/2)

Pin Name	I/O	Alternate Function	Function
LWR	Output	P91	 When external 8-bit bus is specified Write strobe to external memory When external 16-bit bus is specified Write strobe to external memory located at lower address
HWR		P92	Write strobe to external memory located at higher address when external 16-bit bus is specified
ASTB	Output	P93	Timing signal output that externally latches address information output from AD0 through AD15 pins to access external memory
WAIT	Input	P94	Wait insertion
BWD		_	Bus width setting
MODE		Vpp	Connect directly to Vss in normal operation mode (for specification of IC test mode).
CLKOUT	Output	-	Clock output
X1	Input	-	Connecting crystal resonator for system clock oscillation
X2	-	_	(clock can be input to X1).
RESET	Input	_	Chip reset
ANI0 to ANI7		P70 to P77	Analog voltage input for A/D converter
ANI8 to ANI15		P80 to P87	
AVREF	-	-	Reference voltage application for A/D converter
AVdd		-	Positive power supply for A/D converter
AVss		-	GND for A/D converter
Vdd		-	Positive power supply
Vpp	Input	MODE	Flash memory programming mode setting Applying high-voltage for program write/verify.
Vss	-	-	GND

5.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 5-1.

For the I/O circuit configuration of each type, refer to Figure 5-1.

Table 5-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/RTP0 to P03/RTP3	5-A	I/O	Input: Independently connect to VDD or Vss via a resistor.
P10/TO20	5		Output: Leave open.
P11/TO21			
P12/TO30			
P13/TO31			
P20/NMI	2	Input	Connect to Vss.
P21/INTP0/TO00	8	I/O	Input: Independently connect to VDD or Vss via a resistor.
P22/INTP1/TO01			Output: Leave open.
P23/INTP2/TO02			
P24/INTP3/TO03			
P25/INTP4			
P26/INTP5/TI2			
P27/INTP6/TI3			
P30/TO10	5		
P31/TO11			
P32/RxD/SI1			
P33/TxD/SO1			
P34/ASCK/SCK1	8		
P35/RxD2/SI2	5		
P36/TxD2/SO2			
P37/ASCK2/SCK2	8		
P40/AD0 to P47/AD7	5-A		
P50/AD8 to P57/AD15			
P60/A16 to P63/A19			
P70/ANI0 to P77/ANI7	9	Input	Connect to Vss.
P80/ANI8 to P87/ANI15			
P90/RD	5-A	I/O	Input: Independently connect to VDD or Vss via a resistor.
P91/LWR			Output: Leave open.
P92/HWR			
P93/ASTB			
P94/WAIT			
MODE	1	Input	-
RESET	2		
CLKOUT	3	Output	Leave open.
AVREF	-	_	Connect to Vss.
AVss			
AVDD			Connect to VDD.

Remark Since type numbers are standardized among the 78K Series products, they are not sequential in some models (i.e., some circuits are not provided).





Figure 5-1. Pin I/O Circuits

6. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)

IMS is a register that is set by software and is used to specify a part of the internal memory that is not to be used. By setting this register, the internal memory of the μ PD78F4046 can be mapped identically to that of a mask ROM version with a different internal memory (ROM and RAM) capacity.

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets IMS to DEH.



Address: 0FFFCH			After reset: DEH R/W		1			
	7	6	5	4	3	2	1	0
IMS	1	1	ROM1	ROM0	1	1	RAM1	RAM0

[ROM1	ROM0	Internal ROM Capacity Selection
ſ	0	0	32 KB
	0	1	64 KB
	Other than above		Setting prohibited

RAM1	RAM0	Peripheral RAM Capacity Selection
0	1	768 bytes
1	0	1.5 KB
Other than	above	Setting prohibited

Table 6-1 shows the IMS setting values to make the memory mapping the same as that of the mask ROM versions.

Table 6-1. Setting Values of Internal Memory Size Switching Register (IMS)

Target Mask ROM Version	IMS Setting Value
μPD784044, 784054	CDH ^{Note}
μPD784046	DEH

Note When IMS is set to CDH, the peripheral RAM capacity of the μ PD78F4046 is 768 bytes, but that of the μ PD784044 or 784054 is 512 bytes. Consequently, when making a mask ROM version, be sure not to use 0FA00H through 0FAFFH in the peripheral RAM area of μ PD78F4046 (upon the execution of the LOCATION 0H instruction).

7. FLASH MEMORY PROGRAMMING

The flash memory can be written with the μ PD78F4046 mounted on the target board (on-board write). Writing is performed with the dedicated flash programmer Flashpro II (part number: FL-PR2) and Flashpro III (part number: FL-PR3, PG-FP3)) connected to the host machine and the target system.

Remark Flashpro II and III are products of Naito Densei Machida Mfg. Co., Ltd..


7.1 Selecting Communication Mode

Writing to flash memory is performed using the Flashpro II and III via a serial communication mode. Select a serial communication mode from those listed in Table 7-1. The selection of the communication mode is made by using the format shown in Figure 7-1. Each communication mode is selected by the number of VPP pulses shown in Table 7-1.

Communication Mode	Number of Channels	Pins Used	Number of VPP Pulses
3-wire serial I/O	2	P34/ASCK/SCK1	0
		P33/TxD/SO1	
		P32/RxD/SI1	
		P37/ASCK2/SCK2	1
		P36/TxD2/SO2	
		P35/RxD2/SI2	
UART	2	P33/TxD/SO1	8
		P32/RxD/SI1	
		P36/TxD2/SO2	9
		P35/RxD2/SI2	

Table 7-1. List of Communication Modes

Figure 7-1. Format of Communication Mode Selection



7.2 Function of Flash Memory Programming

Operations such as writing to flash memory are performed by various command/data transmission and reception operations according to the selected communication mode. Table 7-2 shows the major functions of flash memory programming.

Function	Description
Batch erase	Erases the entire memory contents.
Block erase	Erases the contents of the specified memory block, with one memory block consisting of 16 KB.
Batch blank check	Checks the erasure status of the entire memory.
Block blank check	Checks the erasure status of the specified block.
Data write	Writes to the flash memory based on the write start address and the amount of data to be written (number of bytes).
Batch verify	Compares the entire memory contents with the input data.
Block verify	Compares the contents of the specified memory block with the input data.

Table 7-2.	Major	Functions	of Flash	Memory	Programming
------------	-------	-----------	----------	--------	-------------

7.3 Connection of Flashpro II and Flashpro III

The connection of the dedicated flash programmer and the μ PD78F4046 differs according to the communication mode (3-wire serial I/O or UART). The connection for each communication mode is shown in Figures 7-2 and 7-3.

Figure 7-2. Connection of Flashpro II and Flashpro III in 3-Wire Serial I/O Mode





Figure 7-3. Connection of Flashpro II and Flashpro III in UART Mode



7.4 Cautions When Writing to Flash Memory

For writing data to the flash memory of the μ PD78F4046, use the prewrite and ECC functions. Moreover, set the flash programmer as follows when writing to flash memory using these functions. Either 1-bit or 8-bit memory manipulation instructions can be used to make these settings.

(1) Using prewrite function

To improve flash memory rewrite characteristics, prewriting is necessary before erasing. Prewriting involves writing 00H to all the data. This is performed to delete the bits that are already 1 in the data (erasure state), and to prevent further erasure stress.

(2) Using ECC function

When writing to the μ PD78F4046 and shipping it as a product, ECC data needs to be written in the ECC data area of flash memory. By writing ECC data and setting the ECC function, data writing can be performed correctly.

<1> Creating ECC data

Convert the EX file to an ECC-attached HEX file using the ECC generator included in the assembly package (Ver. 1.20 or later for PC). Download this ECC-attached HEX file to the flash programmer, and then write.

[ECC data creating method]

- Prepare the HEX file created by the object converter of the assembly package.
- Convert it to the program data + HEX file using the ECC generator (ECCGEN.EXE) included in the assembly package.

Example Convert the file "file.hex" to "file_ec.hex". ec file.hex-ofile_ec.hex -a0ffffh, 10000h, 14000h, 14004h

<2> Flash programmer (Flashpro II, Flashpro III) setting and writing

Prewriting and ECC writing are performed by Flashpro II and Flashpro III. The setting method when using an earlier version than Flashpro II Ver. 2.50 is described below.

Remark If using Flashpro II Ver. 2.50 or later or Flashpro III (PG-FP3 (Ver. 3.040 or later, products of NEC Corporation)), setting is not necessary. Setting is performed automatically by reading parameter files.

[When earlier version than Flashpro II Ver. 2.50 is used]

- a. Connect the PC and FL-PR2, then start up the control software "flashpro.exex".
- b. Press the CTRL + GRPH (ART) + P keys at the same time.
 c. Check the check box of Pre-Write set. □→⊠
 d. Press the OK button.
 e. Select Setting.
 f. Select Option.
 g. Check the ECC code area in the menu window.
 h. Input 14004 to ECC END ADDRESS
 i. Press the OK button.
 j. Press the TYPE button.
 k. Input 14004 to END ADDRESS
 l. Press the OK button

[Writing method]

- a. Download the ECC-attached HEX file to the flash programmer.
- b. Set to chip mode and write using the E.P.V button.

Do not use the Program command, since this will disable writing to ECC.

8. ELECTRICAL SPECIFICATIONS

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	Vdd			-0.5 to +7.0	V
	AVdd			-0.5 to VDD + 0.5	V
	AVss			-0.5 to +0.5	V
Input voltage	VI1	Note 1		-0.5 to VDD + 0.5 \leq 7.0	V
	V ₁₂	TEST/VPP	pin in the programming mode	-0.5 to +11.0	V
Output voltage	Vo			-0.5 to VDD + 0.5	V
Output current, low	lol	All output	ut pins	15	mA
		Total of	all output pins	150	mA
Output current, high	Іон	All output pins		-10	mA
		Total of	all output pins	-100	mA
Analog input voltage	VIAN	Note 2	AVdd > Vdd	-0.5 to VDD + 0.5	V
			$V_{DD} \ge AV_{DD}$	-0.5 to AVDD + 0.5	
A/D converter reference	AVREF		AVdd > Vdd	-0.5 to VDD + 0.5	V
input voltage			$V_{DD} \ge AV_{DD}$	-0.5 to AVDD + 0.5	
Operating ambient temperature	Та			-10 to +70	°C
Storage temperature	Tstg			-40 to +125	°C

Absolute Maximum Ratings (T_A = 25°C)

Notes 1. Pins other than the pins specified in Note 2.

- 2. Pins P70/ANI0 to P77/ANI7, P80/ANI8 to P87/ANI15
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions

Oscillation Frequency	TA	Vdd
8 MHz \leq fxx \leq 32 MHz	–10 to +70°C	4.5 to 5.5 V

Capacitance (T_A = 25° C, V_{SS} = V_{DD} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	f = 1 MHz			10	pF
Output capacitance	Co	Unmeasured pins returned to 0 V.			10	pF
I/O capacitance	Сю				10	pF

★ Flash Memory Specifications (T_A = +10 to +40°C (rewriting), T_A = −10 to +70°C (other than rewriting))

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD supply voltage	Vdd		4.5		5.5	V
VPP supply voltage	Vpp	VPP high-voltage detection	9.7	10.0	10.3	V
Number of rewrites ^{Note}			10			Times

Note If the number of flash memory rewrites exceeds 10, operation is not guaranteed.

Oscillator Characteristics (T_A = -10 to $+70^{\circ}$ C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V)

Resonator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	Vss X1 X2 C1 C2 777	Oscillation frequency (fxx)	8	32	MHz
External clock	X1 X2	X1 input frequency (fx)	8	32	MHz
	Open ^{Note}	X1 input rise/fall time	0	5	ns
		X1 input high-/low-level width	20	105	ns

Note When the EXTC bit of the oscillation stabilization time specification register (OSTS) = 0. Input the reverse phase clock of pin X1 to pin X2 when the EXTC bit = 1.

Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- ★ **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Input voltage, low	VIL			0		0.8	V
Input voltage, high	VIH1	Note 1		2.2		Vdd	V
	VIH2	Note 2		0.8Vdd		Vdd	
Output voltage, low	Vol	loL = 2.0 mA				0.45	V
Output voltage, high	Vон	Іон = -400 <i>µ</i> А	ł	Vdd - 1.0			V
Input leakage current	Iц	Note 3	$0 V \le V_I \le V_{DD}$			±10	μΑ
Analog pin input leakage current	LIAN	Note 4	$0 V \le V_I \le AV_{DD}$			±1	μΑ
Output leakage current	Ilo	$0 V \le V_0 \le V_1$	DD			±10	μΑ
VDD supply current	IDD1	Operating mo	ode (fxx = 32 MHz)		50	80	mA
	IDD2	HALT mode ((fxx = 32 MHz)		30	60	mA
	Ірдз	IDLE mode (f	ⁱ xx = 32 MHz)		10	20	mA
Data retention voltage	Vdddr	STOP mode		2.5			V
Data retention current	Idddr	STOP mode	VDDDR = 2.5 V		2	15	μΑ
			Vdddr = 5 V ±10%		15	50	μΑ
Pull-up resistor	R∟		·	15	40	80	kΩ

DC Characteristics (T_A = -10 to $+70^{\circ}$ C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V)

Notes 1. Pins other than the pins specified in Note 2

- 2. P20/NMI, P21/INTP0/T000, P22/INTP1/T001, P23/INTP2/T002, P24/INTP3/T003, P25/INTP4, P26/ INTP5/TI2, P27/INTP6/TI3, P34/ASCK/SCK1, P37/ASCK2/SCK2, X1, X2, RESET
- 3. Input and I/O pins (except X1 and X2, and P70/ANI0 to P77/ANI7, P80/ANI8 to P87/ANI15 used as analog inputs)
- 4. Pins P70/ANI0 to P77/ANI7, P80/ANI8 to P87/ANI15 (pins used as analog inputs, and only during a non-sampling operation)

AC Characteristics (T_A = -10 to $+70^{\circ}$ C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V)

Read/write operation

Parameter	Symbol	Expression	MIN.	MAX.	Unit
System clock cycle time	tсүк		62.5	250	ns
Address setup time (to ASTB \downarrow)	t sast	(0.5 + a) T – 20	11.2		ns
Address hold time (from ASTB \downarrow)	t hsta	0.5T – 20	11.2		ns
ASTB high-level width	twsтн	(0.5 + a) T – 17	14.2		ns
$\overline{RD} \downarrow$ delay time from address	t dar	(1 + a) T – 15	47.5		ns
Address float time from $\overline{RD} \downarrow$	t fra			0	ns
Data input time from address	tdaid	(2.5 + a + n) T – 56		100.2	ns
Data input time from $\overline{RD}\downarrow$	tdrid	(1.5 + n) T – 48		45.7	ns
Delay time from ASTB \downarrow to $\overline{RD}\downarrow$	t dstr	0.5T – 16	15.3		ns
Data hold time (from RD↑)	thrid		0		ns
Address active time from \overline{RD}^\uparrow	t dra	0.5T – 14	17.2		ns
RD low-level width	twrl	(1.5 + n) T – 30	63.7		ns
Delay time from address to $\overline{\text{LWR}}, \overline{\text{HWR}} \downarrow$	tdaw	(1 + a) T – 15	47.5		ns
Data output time from $\overline{\text{LWR}}, \overline{\text{HWR}} \downarrow$	towod			15	ns
Delay time from ASTB \downarrow to $\overline{LWR}, \overline{HWR}\downarrow$	tostw	0.5T – 16	15.3		ns
Data setup time (to LWR, HWR↑)	tsodw	(1.5 + n) T – 25	68.7		ns
Data hold time (from LWR, HWR↑)	tнwod	0.5T – 14	17.2		ns
Delay time from \overline{LWR} , \overline{HWR} to $ASTB$	towst	1.5T – 15	78.8		ns
LWR, HWR low-level width	tww∟	(1.5 + n) T – 36	57.7		ns
$\overline{\text{WAIT}}\downarrow$ input time from address	t dawt	(2 + a) T - 50		75	ns
$\overline{WAIT}\downarrow$ input time from ASTB \downarrow	tostwt	1.5T – 40		53.7	ns
\overline{WAIT} hold time from ASTB \downarrow	tнsтwт	(1.5 + n) T + 5	98.8		ns
Delay time from ASTB↓ to WAIT↑	tostwtн	(2.5 + n) T – 40		116.2 ^{Note}	ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{RD}}\downarrow$	t drwt	T - 40		22.5	ns
$\overline{\text{WAIT}}$ hold time from $\overline{\text{RD}}\downarrow$	t HRWT	(1 + n) T + 5	67.5		ns
Delay time from $\overline{RD} \downarrow$ to $\overline{WAIT} \uparrow$	t drwth	(1 + n) T – 40		85 ^{Note}	ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{LWR}}$, $\overline{\text{HWR}}\downarrow$	towwт	T – 40		22.5	ns
$\overline{\text{WAIT}}$ hold time from $\overline{\text{LWR}}$, $\overline{\text{HWR}}\downarrow$	tнwwт	(1 + n) T + 5	67.5		ns
Delay time from $\overline{LWR}, \overline{HWR} \downarrow$ to $\overline{WAIT}^{\uparrow}$	towwтн	(1 + n) T – 40		85 ^{Note}	ns

Note Specification when an external wait is inserted

Remarks 1. T = tcyk = 1/fclk (fclk is internal system clock frequency)

- **2.** a = 1 when an address wait is inserted, otherwise 0.
- 3. n indicates the number of the wait cycles as specified by the external wait pin (WAIT) or programmable wait control registers 1, 2 (PWC1, PWC2). ($n \ge 0$. $n \ge 1$ for tbstwth, tbrwth, tbrwth).
- 4. Calculate values in the expression column with the system clock cycle time to be used because these values depend on the system clock cycle time (tcYK = T). The values in the above expression column are calculated based on T = 62.5 ns.

Serial Operation (T_A = -10 to +70°C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Condit	tions	MIN.	MAX.	Unit
Serial clock cycle time	tсүзк	SCK1, SCK2 output	BRG	TSFT		ns
		SCK1, SCK2 input	External clock	500		ns
Serial clock low-level width	twskl	SCK1, SCK2 output	BRG	0.5Tsft-40		ns
		SCK1, SCK2 input	External clock	210		ns
Serial clock high-level width	twsкн	SCK1, SCK2 output	BRG	0.5Tsft-40		ns
		SCK1, SCK2 input	External clock	210		ns
SI1, SI2 setup time (to SCK1, SCK2↑)	tsssк			80		ns
SI1, SI2 hold time (from SCK1, SCK2↑)	tнssк			80		ns
Delay time from SCK1, SCK2↓ to SO1, SO2 output	tdsbsk	R = 1 kΩ, C = 100 p	F	0	150	ns

Remarks 1. TSFT is a value set by software. The minimum value is $t_{CYK} \times 8$.

2. tcyk = 1/fclk (fclk is internal system clock frequency)

Other Operations (T_A = -10 to $+70^{\circ}$ C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NMI high-/low-level width	twnih, twnil		10		μs
INTP0 to INTP6 high-/low-level width	twi⊤⊢, twi⊤∟		4		tcysmp
TI2, TI3 high-/low-level width	twтiн, twтiL		4		tcysmp
RESET high-/low-level width	twrsh, twrsl		10		μs

Remarks 1. tcysmP is a sampling clock set by software in the noise protection control register (NPC).

When NIn = 0, $t_{CYSMP} = t_{CYK}$

- When NIn = 1, tcysmp = tcyk \times 4
- 2. tcyk = 1/fclk (fclk is internal system clock frequency)
- **3.** NIn: Bit n of NPC (n = 0 to 6)

AC Timing Test Points



AD Converter Characteristics (T_A = -10 to +70°C, V_{DD} = 4.5 to 5.5 V, V_{SS} = AV_{SS} = 0 V,

 $V_{DD} - 0.5 V \le AV_{DD} \le V_{DD}$)


Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution				10			bit
Overall errorNote 1		4.5 V ≤	$AV_{REF} \leq AV_{DD}$			±0.5	%FSR ^{Note 2}
		3.4 V ≤	AV _{REF} < 4.5 V			±0.7	%FSR ^{Note 2}
Quantization error						±1/2	LSB
Conversion time	tCONV	80 ns ≤	tсүк ≤ 250 ns	169			tсүк
		62.5 ns	s ≤ tсүк < 80 ns	208			tсүк
Sampling time	t SAMP	80 ns ≤	tсүк ≤ 250 ns	20			tсүк
		62.5 ns	s ≤ tсүк < 80 ns	24			tсүк
Zero-scale errorNote 1		4.5 V ≤	$AV_{\text{REF}} \leq AV_{\text{DD}}$		±1.5	±3.5	LSB
		3.4 V ≤	AV _{REF} < 4.5 V		±1.5	±4.5	LSB
Full-scale errorNote 1		4.5 V ≤	$AV_{\text{REF}} \leq AV_{\text{DD}}$		±1.5	±3.5	LSB
		3.4 V ≤	AV _{REF} < 4.5 V		±1.5	±4.5	LSB
Integral linearity error ^{Note 1}		4.5 V ≤	$AV_{\text{REF}} \leq AV_{\text{DD}}$		±1.5	±2.5	LSB
		3.4 V ≤	AV _{REF} < 4.5 V		±1.5	±4.5	LSB
Analog input voltage	VIAN			-0.3		AVREF + 0.3	V
A/D converter reference input voltage	AVREF			3.4		AVdd	V
AVREF current	AIREF				1.0	3.0	mA
AVDD supply current	Aldd				2.0	6.0	mA
A/D converter data retention	Alddr	STOP	AVDDDR = 2.5 V		2	10	μA
current		mode	$AV_{DDDR} = 5 V \pm 10\%$		10	50	μA

Notes 1. Excludes quantization error.


2. Indicated as a ratio (%FSR) to the full-scale value.

Remark tcyk = 1/fclk (fclk is the internal system clock frequency)


Read Operation (8 bits)




Write Operation (8 bits)




Read Operation (16 bits)




Write Operation (16 bits)



Serial Operation




Interrupt Input Timing





9. PACKAGE DRAWING

80-PIN PLASTIC QFP (14x14)



detail of lead end





NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
TIEM	MILLIMETERS
Α	17.2±0.4
В	14.0±0.2
С	14.0±0.2
D	17.2±0.4
F	0.825
G	0.825
Н	0.30±0.10
I	0.13
J	0.65 (T.P.)
К	1.6±0.2
L	0.8±0.2
М	$0.15\substack{+0.10\\-0.05}$
N	0.10
Р	2.7±0.1
Q	0.1±0.1
R	5°±5°
S	3.0 MAX.
	S80GC-65-3B9-6

10. RECOMMENDED SOLDERING CONDITIONS

The μ PD78F4046 should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC representative.

Table 10-1. Surface Mounting Type Soldering Conditions

μ PD78F4046GC-3B9: 80-pin plastic QFP (14 \times 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 7 days ^{Note} (after 7 days, prebake at 125°C for 20 hours)	IR35-207-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less, Exposure limit: 7 days ^{Note} (after 7 days, prebake at 125°C for 20 hours)	VP15-207-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after 7 days, prebake at 125°C for 20 hours)	WS60-207-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78F4046. Refer to (5) Cautions on using development tools.

(1) Language processing software

RA78K4	Assembler package common to 78K/IV Series
CC78K4	C compiler package common to 78K/IV Series
DF784046	Device file for μ PD784046 Subseries
CC78K4-L	C compiler library source file common to 78K/IV Series

(2) Flash memory writing tools

Flashpro II (Model FL-PR2),	Dedicated flash programmer for microcontrollers incorporating flash memory
Flashpro III (Model FL-PR3,	
PG-FP3)	
FA-80GC	Adapter for flash memory programming

(3) Debugging tools

• When IE-78K4-NS in-circuit emulator is used

IE-78K4-NS	In-circuit emulator common to 78K/IV Series
IE-70000-MC-PS-B	Power supply unit for IE-78K4-NS
IE-70000-98-IF-C	Interface adapter necessary when a PC-9800 series PC (except notebook PC) is used as the host machine (C bus supported)
IE-70000-CD-IF	PC card and interface cable necessary when a PC-9800 series notebook PC is used as the host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter necessary when an IBM PC/AT TM -compatible is used as the host machine (ISA bus supported)
IE-784046-NS-EM1	Emulation board for emulating μ PD784046 Subseries
NP-80GC	Emulation probe for 80-pin plastic QFP (GC-3B9 type)
EV-9200GC-80	Socket to be mounted on the board of the target system for 80-pin plastic QFP (GC-3B9 type)
ID78K4-NS	Integrated debugger for IE-78K4-NS
SM78K4	System simulator common to 78K/IV Series
DF784046	Device file for the μ PD784046 Subseries

• When using the IE-784000-R in-circuit emulator

In-circuit emulator common to 78K/IV Series	
Interface adapter necessary when a PC-9800 series PC (except notebook	
PC) is used as the host machine (C bus supported)	
Interface adapter necessary when an IBM PC/AT-compatible is used	
as the host machine (ISA bus supported)	
Interface adapter necessary when PC that incorporates PCI bus is used as host	
machine	
Interface adapter and cable necessary when an EWS is used as the host machine	
Emulation board common to 78K/IV Series	
Emulation board for emulating μ PD784046 Subseries	
Emulation probe conversion board necessary when the IE-784046-NS-EM1 is used in	
the IE-784000-R. Not necessary when the IE-784046-R-EM1 is used.	
Emulation probe for 80-pin plastic QFP (GC-3B9 type)	
Socket to be mounted on the board of the target system made for the 80-pin plastic	
QFP (GC-3B9 type)	
Integrated debugger for IE-784000-R	
System simulator common to 78K/IV Series	
Device file for µPD784046 Subseries	

(4) Real-time OS

RX78K/IV	Real-time OS for 78K/IV Series
MX78K4	OS for 78K/IV Series

(5) Cautions on using development tools

- The ID78K4-NS, ID78K4, and SM78K4 are used in combination with the DF784046.
- The CC78K4 and RX78K/IV are used in combination with the RA78K4 and DF784046.
- FL-PR2, FL-PR3, FA-80GC, and NP-80GC are products of Naito Densei Machida Mfg. Co., Ltd. (TEL: +81-44-822-3813).
- The host machine and OS suitable for each software are as follows:

Host Machine [OS]	PC	EWS
	PC-9800 series [Windows™]	HP9000 series 700 [™] [HP-UX [™]]
	IBM PC/AT-compatible	SPARCstation [™] [SunOS [™] , Solaris [™]]
Software	[Japanese/English Windows]	NEWS [™] (RISC) [NEWS-OS [™]]
RA78K4	√Note	\checkmark
CC78K4	√Note	\checkmark
ID78K4-NS	\checkmark	-
ID78K4	\checkmark	\checkmark
SM78K4	\checkmark	-
RX78K/IV	√Note	\checkmark
MX78K4	\sqrt{Note}	\checkmark

Note DOS-based software

APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

Document	Doc	Document No.		
	Japanese	English		
μPD784044, 784046 Data Sheet	U10951J	U10951E		
μPD78F4046 Data Sheet	U11447J	This manual		
μ PD784046 Subseries User's Manual - Hardware	U11515J	U11515E		
μ PD784046 Subseries Special Function Register Table	U10986J	-		
78K/IV Series User's Manual - Instruction	U10905J	U10905E		
78K/IV Series Instruction List	U10594J	-		
78K/IV Series Instruction Set	U10595J	-		
78K/IV Series Application Note - Software Basics	U10095J	U10095E		

Documents Related to Development Tools (User's Manuals)

Document		Document No.	
		Japanese	English
RA78K4 Assembler Package	Operation	U11334J	U11334E
	Language	U11162J	U11162E
RA78K4 Structured Assembler Preprocessor		U11743J	U11743E
CC78K4 C Compiler	Operation	U11572J	U11572E
	Language	U11571J	U11571E
IE-78K4-NS		U13356J	U13356E
IE-784000-R		U12903J	U12903E
IE-784046-NS-EM1		U13744J	U13744E
IE-784046-R-EM1		U11677J	U11677E
EP-78230		EEU-985	EEU-1515
SM78K4 System Simulator Windows Based	Reference	U10093J	U10093E
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092J	U10092E
ID78K4-NS Integrated Debugger PC Based	Reference	U12796J	U12796E
ID78K4 Integrated Debugger Windows Based	Reference	U10440J	U10440E
ID78K4 Integrated Debugger HP-UX, SunOS, NEWS-OS Based	Reference	U11960J	U11960E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to Embedded Software (User's Manuals)

Document		Document No.	
		Japanese	English
78K/IV Series Real-Time OS	Fundamentals	U10603J	U10603E
	Installation	U10604J	U10604E
	Debugger	U10364J	-
78K/IV Series OS MX78K4	Fundamental	U11779J	-

Other Documents

Document	Document No.	
	Japanese	English
SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Guide to Microcomputer-Related Products by Third Parties	U11416J	-

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries. PC/AT is a trademark of International Business Machines Corporation. HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc. Solaris and SunOS are trademarks of Sun Microsystems Inc. NEWS and NEWS-OS are trademarks of Sony Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)	NEC Electronics (Germany) GmbH	NEC Electronics Hong Kong Ltd.
Santa Clara, California	Benelux Office	Hong Kong
Tel: 408-588-6000	Eindhoven, The Netherlands	Tel: 2886-9318
800-366-9782	Tel: 040-2445845	Fax: 2886-9022/9044
Fax: 408-588-6130	Fax: 040-2444580	
800-729-9288		NEC Electronics Hong Kong Ltd.
	NEC Electronics (France) S.A.	Seoul Branch
NEC Electronics (Germany) GmbH	Velizy-Villacoublay, France	Seoul, Korea
Duesseldorf, Germany	Tel: 01-30-67 58 00	Tel: 02-528-0303
Tel: 0211-65 03 02	Fax: 01-30-67 58 99	Fax: 02-528-4411
Fax: 0211-65 03 490		
	NEC Electronics (France) S.A.	NEC Electronics Singapore Pte. Ltd.
NEC Electronics (UK) Ltd.	NEC Electronics (France) S.A. Madrid Office	United Square, Singapore
NEC Electronics (UK) Ltd. Milton Keynes, UK	· · · ·	United Square, Singapore Tel: 65-253-8311
· · ·	Madrid Office	United Square, Singapore
Milton Keynes, UK	Madrid Office Madrid, Spain	United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583
Milton Keynes, UK Tel: 01908-691-133	Madrid Office Madrid, Spain Tel: 91-504-2787	United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583 NEC Electronics Taiwan Ltd.
Milton Keynes, UK Tel: 01908-691-133	Madrid Office Madrid, Spain Tel: 91-504-2787	United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan
Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290	Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860	United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377
Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l.	Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH	United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan
Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l. Milano, Italy	Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH Scandinavia Office	United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951
Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l. Milano, Italy Tel: 02-66 75 41	Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden	United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

- The information in this document is current as of July, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).