查询GD75323供应商

捷多邦,专业PCB打样工厂,24小时加急出货 GD75323 MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS213A - JANUARY 1996 - REVISED JUNE 1999

DW OR N PACKAGE Single Chip With Easy Interface Between (TOP VIEW) UART and Serial-Port Connector of an External Modem or Other Computer 20 🛛 V_{DD} V_{CC}[Peripheral 1DA 2 19 1DY Five Drivers and Three Receivers Meet or 2DA 3 18 2DY **Exceed the Requirements of ANSI Standard** 17 3DY 3DA I 4 **TIA/EIA-232-F and ITU Recommendation** 1RY 16 1 1RA 5 V.28 Standards 15 2RA 2RY 16 Supports Data Rates up to 120 kbit/s 14 **1** 4DY 4DA 🛛 Complement to the GD75232 13 3RA 3RY [8 Provides Pin-to-Pin Replacement for the 5DA 🛛 9 12 5DY Goldstar GD75323 11 🛛 V_{SS} GND [10 Pin-Out Compatible With SN75196 **Functional Replacement for the MC145405**

description

The GD75323 combines five drivers and three receivers from the trade-standard SN75188 and SN75189 bipolar quadruple drivers and receivers, respectively. The flow-through design of the GD75323 decreases the part count, reduces the board space required, and allows easy interconnection of the UART and serial-port connector. The all-bipolar circuits and processing of the GD75323 provide a rugged, low-cost solution for this function.

The GD75323 complies with the requirements of the ANSI TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signal rates up to 20 kbit/s. The switching speeds of the GD75323 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of ANSI Standard TIA/EIA-423-B and TIA/EIA-422-B and ITU Recommendations V.10 and V.11 are recommended.

The GD75323 is characterized for operation over a temperature range of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS213A - JANUARY 1996 - REVISED JUNE 1999

logic symbol[†]


$1DA \frac{2}{3}$ $2DA \frac{3}{4}$ $3DA \frac{5}{5}$ $1RY \frac{6}{2}$ $2RY \frac{7}{4}$ $4DA \frac{7}{8}$ $3RY \frac{9}{5}$ $5DA \frac{2}{3}$	レ レ レ エ エ レ レ エ レ レ エ し レ レ レ レ レ レ レ レ	19 1DY 18 2DY 17 3DY 16 1RA 15 2RA 14 4DY 13 3RA 12 5DY
5DA	\triangleright	5DY
		-

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




SLLS213A - JANUARY 1996 - REVISED JUNE 1999



Resistor values shown are nominal.

schematic (each receiver)



Resistor values shown are nominal.



SLLS213A - JANUARY 1996 - REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	10 V
Supply voltage, V _{DD} (see Note 1)	
Supply voltage, V _{SS} (see Note 1)	
Input voltage range, VI: Driver	$\dots \dots -15$ V to 7 V
Receiver	$\dots \dots -30$ V to 30 V
Output voltage range, V _O (Driver)	$\dots \dots \dots - 15$ V to 15 V
Low-level output current, I _{OL} (Receiver)	20 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	97°C/W
N package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to the network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		MIN	NOM	MAX	UNIT
	V _{DD}	7.5	9	13.5	
Supply voltage	V _{SS}	-7.5	-9	-13.5	V
	VCC	4.5	5	5.5	
High-level input voltage, VIH	Driver	1.9			V
Low-level input voltage, VIL	Driver			0.8	V
High-level output current, IOH	Driver			-6	mA
	Receiver			-0.5	IIIA
High-level output current, IOI	Driver			6	mA
	Receiver			16	IIIA
Operating free-air temperature, T _A		0		70	°C

supply currents over operating free-air temperature range

	PARAMETER		TEST CONDITIONS				MAX	UNIT
		All inputs at 1.0.V	No load	V _{DD} = 9 V,	$V_{SS} = -9 V$		25	mA
		All inputs at 1.9 V, No load		V _{DD} = 12 V,	$V_{SS} = -12 V$		32	IIIA
^I DD	Supply current from VDD	All inputs at 0.8 V,	No load	V _{DD} = 9 V,	$V_{SS} = -9 V$		7.5	mA
	All inputs at 0.6 V, No load	No load	V _{DD} = 12 V,	$V_{SS} = -12 V$		9.5	IIIA	
		All inputs at 1.0.V	uts at 1.9 V, No load	V _{DD} = 9 V,	$V_{SS} = -9 V$		-25	mA
	Supply current from VSS	All inputs at 1.9 v,		V _{DD} = 12 V,	$V_{SS} = -12 V$		-32	ША
ISS			No load	V _{DD} = 9 V,	$V_{SS} = -9 V$		-5.3	mA
	All inputs at 0.0 v,	No load	V _{DD} = 12 V,	$V_{SS} = -12 V$		-5.3	IIIA	
ICC	Supply current from V_{CC}	V _{CC} = 5 V,	All inputs at 5 V,	No load			20	mA



SLLS213A - JANUARY 1996 - REVISED JUNE 1999

DRIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	V _{IL} = 0.8 V,	$R_L = 3 k\Omega$,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 3)	V _{IH} = 1.9 V,	$R_L = 3 k\Omega$,	See Figure 1		-7.5	-6	V
Iн	High-level input current	V _I = 5 V,	See Figure 2				10	μΑ
۱ _{IL}	Low-level input current	$V_{\parallel} = 0,$	See Figure 2				-1.6	mA
IOS(H)	High-level short-circuit output current (see Note 4)	V _{IL} = 0.8 V,	V _O = 0,	See Figure 1	-4.5	-9	-19.5	mA
IOS(L)	Low-level short-circuit output current	V _{IH} = 2 V,	V _O = 0,	See Figure 1	4.5	9	19	mA
r _o	Output resistance (see Note 5)	V _{CC} = V _{DD} =	$V_{SS} = 0,$	$V_{O} = -2 V \text{ to } 2 V$	300			Ω

NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if –10 V is maximum, the typical value is a more negative voltage.

4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.

5. Test conditions are those specified by TIA/EIA-232-F and as listed above.

switching characteristics, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V $\pm 10\%$, T_A = 25°C

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	$R_L = 3 k\Omega$ to 7 k Ω ,	C _L = 15 pF,		315	500	ns
^t PHL	Propagation delay time, high- to low-level output	See Figure 3			75	175	ns
	Transition time, low, to high lovel output	$R_L = 3 k\Omega$ to 7 kΩ, See Figure 3	C _L = 15 pF,		60	100	ns
	tTLH Transition time, low- to high-level output	$R_L = 3 k\Omega$ to 7 kΩ, See Figure 3 and Note 6	C _L = 2500 pF,		1.7	2.5	μs
Transition time, high- to low-level output (see	$R_L = 3 k\Omega$ to 7 kΩ, See Figure 3	C _L = 15 pF,		40	75	ns	
^t THL	Note 5)	$R_L = 3 k\Omega$ to 7 kΩ, See Figure 3 and Note 7	C _L = 2500 pF,		1.5	2.5	μs

NOTES: 6. Measured between – 3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.

7. Measured between 3-V and -3-V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.



SLLS213A - JANUARY 1996 - REVISED JUNE 1999

RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
\/. _	Positive-going input threshold voltage	See Figure 5	$T_A = 25^{\circ}C$	1.75	1.9	2.3	
VIT+	Positive-going input threshold voltage	See Figure 5	$T_A = 0^{\circ}C$ to 70 $^{\circ}C$	1.55		2.3	V
V_{IT-}	Negative-going input threshold voltage	See Figure 5		0.75	0.97	1.25	
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT–})	See Figure 5		0.5			
Vari	High lovel output veltage	I _{OH} = -0.5 mA	V _{IH} = 0.75 V	2.6	4	5	V
VOH	High-level output voltage		IOH = -0.5 IIIA	Inputs open	2.6		
VOL	Low-level output voltage	I _{OL} = 10 mA,	V _I = 3 V		0.2	0.45	V
1	High-level input current	V _I = 25 V,	See Figure 5	3.6		8.3	mA
ΙН	High-level liput current	V _I = 3 V,	See Figure 5	0.43			ША
lu.	Low-level input current	V _I = -25 V,	See Figure 5	-3.6		-8.3	mA
ΊL		$V_{I} = -3 V,$	See Figure 5	-0.43			ШA
los	Short-circuit output current	See Figure 4			-3.4	-12	mA

[†] All typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 9$ V, and $V_{SS} = -9$ V.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = –12 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output				107	500	ns
^t PHL	Propagation delay time, high- to low-level output	С _L = 50 рF,	$R_L = 5 k\Omega$,		42	150	ns
^t TLH	Transition time, low- to high-level output	See Figure 6			175	525	ns
^t THL	Transition time, high- to low-level output				16	60	ns

PARAMETER MEASUREMENT INFORMATION



 $\begin{array}{c|c} & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ &$

н

Figure 1. Driver Test Circuit for $V_{OH}, V_{OL}, I_{OS(H)},$ and $I_{OS(L)}$


Figure 2. Driver Test Circuit for IIH and IIL

V_{DD}

Vcc




SLLS213A - JANUARY 1996 - REVISED JUNE 1999




PARAMETER MEASUREMENT INFORMATION





Figure 3. Driver Test Circuit and Voltage Waveforms














B. The pulse generator has the following characteristics: $t_W = 25 \mu s$, PRR = 20 kHz, $Z_O = 50 \Omega$, $t_f = t_f < 50 ns$.





SLLS213A – JANUARY 1996 – REVISED JUNE 1999

TYPICAL CHARACTERISTICS

DRIVER SECTION




Figure 14

SLLS213A - JANUARY 1996 - REVISED JUNE 1999

TYPICAL CHARACTERISTICS

INPUT THRESHOLD VOLTAGE INPUT THRESHOLD VOLTAGE vs VS FREE-AIR TEMPERATURE SUPPLY VOLTAGE 2.4 2 2.2 V_{IT+} 1.8 V_{IT} – Input Threshold Voltage – V V_{IT} – Input Threshold Voltage – V $V_{IT +}$ 2 1.6 1.8 1.4 1.6 1.2 1.4 1 VIT-1.2 0.8 VIT-0.6 0.8 0.4 0.6 0.2 0.4 0 0 10 20 30 40 50 60 70 2 3 4 5 6 7 8 9 10 T_A – Free-Air Temperature – °C V_{CC} – Supply Voltage – V Figure 11 Figure 12 NOISE REJECTION MAXIMUM SUPPLY VOLTAGE 6 $V_{CC} = 5 V$ $T_A = 25^{\circ}C$ vs FREE-AIR TEMPERATURE See Note A 16 5 C_C = 300 pF 14 V_{DD} – Maximum Supply Voltage – V 4 Amplitude – V 12 C_C = 500 pF 3 10 C_C = 12 pF 8 2 C_C = 100 pF 6 1 4 0 2 10 4000 10000 40 100 400 1000 tw - Pulse Duration - ns $\textbf{R}_{\boldsymbol{L}} \geq \textbf{3} \; \textbf{k} \Omega$ (from each output to GND) 0 NOTE A: This figure shows the maximum amplitude of a 0 10 20 40 50 60 70 30 positive-going pulse that, starting from 0 V, does not T_A – Free-Air Temperature – °C cause a change of the output level.

RECEIVER SECTION


Figure 13




SLLS213A - JANUARY 1996 - REVISED JUNE 1999

APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the GD75323 in the fault condition in which the device outputs are shorted to V_{DD} or V_{SS}, and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).







⁺ See Figure 10 to select the correct values for the loading capacitors (C1, C2, C3, C4, and C5), which may be required to meet the RS-232 maximum slew-rate requirement of 30 V/μs. The value of the loading capacitors required depends upon the line length and desired slew rate, but is typically 330 pF.

NOTE C: To use the receivers only, V_{DD} and V_{SS} both must be powered or tied to ground.

Figure 16. Typical Connection



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated