查询74ALVTH16245VRE4供应商

捷多邦, SN54AUVTH16245时SN74ALVTH16245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES066G - JUNE 1996 - REVISED APRIL 2002

 State-of-the-Art Advanced BiCMOS	SN54ALVTH16245 WD PACKAGE
Technology (ABT) Widebus™ Design for	SN74ALVTH16245 DGG, DGV, OR DL PACKAGE
2.5-V and 3.3-V Operation and Low	(TOP VIEW)
 Static-Power Dissipation Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC}) 	1DIR 1 48 10E 1B1 2 47 1A1 1B2 3 46 1A2 GND 4 45 GND
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1B3 0 5 44 0 1A3 1B4 0 6 43 0 1A4
 High Drive (-32/64 mA at 3.3-V V_{CC}) I_{off} and Power-Up 3-State Support Hot Insertion 	V _{CC} [] 7 42] V _{CC} 1B5 [] 8 41] 1A5 1B6 [] 9 40] 1A6
Use Bus Hold on Data Inputs in Place of	GND 0 10 39 GND
External Pullup/Pulldown Resistors to	1B7 0 11 38 1A7
Prevent the Bus From Floating	1B8 0 12 37 1A8
Flow-Through Architecture Facilitates Printed Circuit Board Layout	2B1 13 36 2A1 2B2 14 35 2A2 GND 15 34 GND
 Distributed V_{CC} and GND Pins Minimize	2B3 [] 16 33]] 2A3
High-Speed Switching Noise	2B4 [] 17 32 [] 2A4
 Latch-Up Performance Exceeds 100 mA Per	V _{CC} [] 18 31 [] V _{CC}
JESD 78, Class II	2B5 [] 19 30 [] 2A5
description	2B6 20 29 2A6 GND 21 28 GND
The 'ALVTH16245 devices are 16-bit (dual-octal)	2B7 22 27 2A7
noninverting 3-state transceivers designed for	2B8 23 26 2A8
2.5-V or 3.3-V V _{CC} operation, but with the	2DIR 24 25 20E

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.2 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

hebus is a trademark of Texas Instruments


capability to provide a TTL interface to a 5-V

system environment.



SCES066G - JUNE 1996 - REVISED APRIL 2002

SN74ALVTH16245...GQL PACKAGE



terminal assignments

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <mark>0E</mark>
в	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	VCC	VCC	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
к	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>

NC - No internal connection

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tape and reel	SN74ALVTH16245DLR	ALVTH16245
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74ALVTH16245GR	ALVTH16245
-40 C 10 85 C	TVSOP – DGV	Tape and reel	SN74ALVTH16245VR	VT245
	VFBGA – GQL	Tape and reel	SN74ALVTH16245QR	
–55°C to 125°C	CFP – WD	Tube	SNJ54ALVTH16245WD	SNJ54ALVTH16245WD


[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE (each 8-bit section)

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation



SCES066G - JUNE 1996 - REVISED APRIL 2002





To Seven Other Channels

Pin numbers shown are for the DGG, DGV, DL, and WD packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	
Output current in the low state, I _O : SN54ALVTH16245	96 mA
SN74ALVTH16245	128 mA
Output current in the high state, I _O : SN54ALVTH16245	
SN74ALVTH16245	–64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
GQL package	42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES066G - JUNE 1996 - REVISED APRIL 2002

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH1	6245	SN74ALVTH16245		UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7		M	1.7			V
VIL	Low-level input voltage			101	0.7			0.7	V
VI	Input voltage		0	VCC	5.5	0	VCC	5.5	V
ЮН	High-level output current			1	-6			-8	mA
le.	Low-level output current			50	6			8	mA
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	0.	3	18			24	MA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	P		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions, V_CC = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	6245	SN74	ALVTH1	6245	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2		2	2			V
VIL	Low-level input voltage			10.	0.8			0.8	V
VI	Input voltage		0	VCC	5.5	0	VCC	5.5	V
IOH	High-level output current			7	-24			-32	mA
lai	Low-level output current			50	24			32	mA
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	0.	3	48			64	IIIA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	5		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
Т _А	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES066G - JUNE 1996 - REVISED APRIL 2002

DA		TEST CONDITIONS		SN54	ALVTH1	6245	SN74ALVTH16245			
PA	RAMETER			MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 2.3 V,	I _I = –18 mA			-1.2			-1.2	V
		V_{CC} = 2.3 V to 2.7 V,	I _{OH} = –100 μA	V _{CC} –0	.2		V _{CC} -0	.2		
Vон			I _{OH} = –6 mA	1.8						V
		V _{CC} = 2.3 V	I _{OH} =8 mA				1.8			
		V_{CC} = 2.3 V to 2.7 V,	I _{OL} = 100 μA			0.2			0.2	
			I _{OL} = 6 mA			0.4				
VOL		V _{CC} = 2.3 V	I _{OL} = 8 mA						0.4	V
	VCC = 2.3 V	I _{OL} = 18 mA			0.5				1	
			I _{OL} = 24 mA			2			0.5	
	Control inputs	V _{CC} = 2.7 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	
ų	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V		35	10			10	
			V _I = 5.5 V		2	20			20	μΑ
	A or B ports	V _{CC} = 2.7 V	VI = VCC		NC	1			1	
			V _I = 0		20	-5			-5	
loff		V _{CC} = 0,	V_{I} or V_{O} = 0 to 4.5 V	24	la l				±100	μA
IBHL‡		V _{CC} = 2.3 V,	V _I = 0.7 V		115			115		μΑ
IBHH§		V _{CC} = 2.3 V,	VI = 1.7 V		-10			-10		μΑ
IBHLO	¶	V _{CC} = 2.7 V,	$V_I = 0$ to V_{CC}	300			300			μA
Івнно) [#]	V _{CC} = 2.7 V,	$V_{I} = 0$ to V_{CC}	-300			-300			μΑ
IEX		V _{CC} = 2.3 V,	V _O = 5.5 V			125			125	μA
IOZ(PL	J/PD) [☆]	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.5}{0.5} \text{ V}$ V _I = GND or V _{CC} , OE =	′ to V _{CC} , don't care			±100			±100	μA
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1	
ICC		I _O = 0,	Outputs low		2.3	4.5		2.3	4.5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1	
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3.5			3.5		pF
Cio		V _{CC} = 2.5 V,	V _O = 2.5 V or 0		8			8		pF

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

[†] All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to V_{CC} and _ then lowering it to VIH min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

I Current into an output in the high state when $V_O > V_{CC}$

*High-impedance state during power up or power down



SCES066G - JUNE 1996 - REVISED APRIL 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

D 4	DAMETED	TEST CONDITIONS		SN54	ALVTH1	6245	SN74ALVTH16245			UNIT	
PA	RAMETER	IESIC	CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 3 V,	l _l = –18 mA			-1.2			-1.2	V	
		$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OH} = −100 μA	V _{CC} -0	.2		V _{CC} -0.	2			
VOH		V _{CC} = 3 V	I _{OH} = -24 mA	2						V	
		vCC = 3 v	I _{OH} = -32 mA				2				
		V _{CC} = 3 V to 3.6 V,	I _{OL} = 100 μA			0.2			0.2		
			I _{OL} = 16 mA						0.4		
V.			I _{OL} = 24 mA			0.5				V	
VOL		$V_{CC} = 3 V$	I _{OL} = 32 mA						0.5	v	
		I _{OL} = 48 mA			0.55						
			I _{OL} = 64 mA			2			0.55	$\begin{array}{c} & \\ 0.2 \\ 0.4 \\ \\ 0.5 \\ \\ \end{array} \\ \hline \\ 0.55 \\ \\ \pm 1 \\ 0.55 \\ \\ \pm 1 \\ 100 \\ 20 \\ \\ \mu A \\ \\ 100 \\ \\ 100 \\ \\ \mu A \\ \\ \mu A \\ \\ 125 \\ \\ 100 \\ \\ \mu A \\ \\ 125 \\ \\ \mu A \\ \\ 125 \\ \\ \mu A \\ \\ 125 \\ \\ \mu A \\ \\ 125 \\ \\ \mu A \\ \\ 100 \\ \\ \mu A \\ \\ 125 \\ \\ \mu A \\ \\ 100 \\ \\ 10$	
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1		
	Control inputs	V _{CC} = 0 or 3.6 V,	VI = 5.5 V		RE	10			10		
Ι			VI = 5.5 V		7	20			20	μΑ	
	A or B ports	V _{CC} = 3.6 V	VI = VCC		50	1			1		
	V ₁ = 0 -5 -	-5									
loff		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V	4	-				±100	μA	
I _{BHL} ‡		$V_{CC} = 3 V,$	VI = 0.8 V	75			75			μA	
IBHH§		$V_{CC} = 3 V,$	V _I = 2 V	-75			-75			μA	
IBHLO	ſ	V _{CC} = 3.6 V,	$V_I = 0$ to V_{CC}	500			500			μA	
Івнно	#	V _{CC} = 3.6 V,	$V_I = 0$ to V_{CC}	-500			-500			μA	
IEX∥		$V_{CC} = 3 V,$	V _O = 5.5 V			125			125	μA	
IOZ(PL	J/PD) [☆]	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.5}{0.5}$ V _I = GND or V _{CC} , OE	V to V _{CC} , e don't care			±100			±100	μA	
		V _{CC} = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1		
ICC		$I_{O} = 0,$	Outputs low		3.2	5		3.2	5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.07	0.1		0.07	0.1		
∆ICC□		$V_{CC} = 3 V$ to 3.6 V, Or Other inputs at V_{CC} or	ne input at V _{CC} – 0.6 V, [.] GND			0.2			0.2	mA	
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0		3.5			3.5		pF	
Cio		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		8			8		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

I Current into an output in the high state when $V_O > V_{CC}$

* High-impedance state during power up or power down

^D This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCES066G - JUNE 1996 - REVISED APRIL 2002

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	FROM	то	SN54ALVTH16245		SN74AL	/TH16245	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX		
^t PLH	A or B	P or A	0.5	3.6	0.5	3.6	ns	
^t PHL	AUIB	B or A	0.5	3.4	0.5	3.4	115	
^t PZH	OE	A or B	1.5	4.9	1.5	4.9		
^t PZL	UE	AUB	15	4	1	4	ns	
^t PHZ	OE	A or B	1.5	4.9	1.5	4.9	ns	
^t PLZ		7.01.0	25	4.2	1	4.2	113	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALV	/TH16245	SN74AL	SN74ALVTH16245		
PARAMETER	(INPUT)	PUT) (OUTPUT)		MAX	MIN	MAX	UNIT	
^t PLH	A or B	BorA	0.5	3.1	0.5	0.5 3.1		
^t PHL	AUB	B or A	0.5	2.9	0.5	2.9	ns	
^t PZH	ŌĒ	A or B	1	4 .2	1	4.2	ns	
^t PZL	UE	AUB	1,0	3.5	1	3.5	115	
^t PHZ	ŌĒ	A or B	1.5	5.3	1.5	5.3	ns	
^t PLZ	UE	A OF B	AUID	1.5	5	1.5	5	115

skew

t_{ps} (pin or transition skew), t_{ps} = |t_{PHL} - t_{PHL}|

	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
	TYP	TYP	UNIT
t _{ps} max	438	118	ps

 $t_{OST} = |t_{p\Phi m} - t_{p\Phi n}|$, where Φ is any edge transition (high to low or low to high) measured between any two outputs (m or n) within any given device (see Note 4)

		V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
		TYP	TYP	UNIT	
tOST	A–B	227	248		
	B-A	223	243	ps	

NOTE 4: One output switching, $T_A = 25^{\circ}C$


t_{OSHL}/t_{OSLH} (common edge skew), $t_{OSHL} = |t_{PHL}max - t_{PHL}min|$ (output skew for low-to-high transitions), and $t_{OSLH} = |t_{PLH}max - t_{PLH}min|$ (output skew for high-to-low transitions) (see Note 4)

		V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
		TYP	TYP	
toslh	A–B	210	145	ps
tOSHL	A-D	243	351	
tOSLH	B-A	207	136	ps
toshl	D-A	238	350	

NOTE 4: One output switching, $T_A = 25^{\circ}C$



SCES066G - JUNE 1996 - REVISED APRIL 2002



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

4-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ALVTH16245GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16245VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16245ZQLR	ACTIVE	VFBGA	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74ALVTH16245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16245GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16245KR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74ALVTH16245VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated