

FAIRCHILD

August 1998 Revised April 2000 TLP16T1655 16-Bit LVTTL/GTLP Universal Bus

Transceiver

GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Transceiver

General Description

The GTLP16T1655 is a 16-bit universal bus transceiver that provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data transfer. The device provides a high speed interface between cards operating at LVTTL logic levels and a back-plane operating at GTLP logic levels. High speed back-plane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and LVTTL logic levels
- Variable Edge Rate Control pin to select desired edge rate on the GTLP backplane (V_{ERC})
- Partitioned as two 8-Bit transceivers with individual latch timing and output control but with a common clock.
- Power up/down high impedance for live insertion.
- External pin to pre-condition I/O capacitance to high state
- Bus-hold data inputs on the A-Port eliminates the need for external pull-up resistors on unused inputs
- LVTTL compatible driver and control inputs
- Flow through pinout optimizes PCB layout
- Open drain on GTLP to support wired-or connection
- A Port source/sink –24 mA/+24 mA
- B Port sink +100mA
- D-type flip-flop, latch and transparent data paths
- –40°C to 85°C Temperature capability
- Available in TSSOP

Ordering Code:

Order Number	Package Number	Package Description
GTLP16T1655MTD	MTD64	64-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 6.1mm Wide
Devices also available in	Tape and Reel. Specify by	appending the suffix letter "X" to the ordering code.

Connection Diagram								
10EAB 10EEA Vcc- 1A1 GND 1A2 GND 1A4 GND 1A4 GND 1A5 1A5 1A5 1A5 1A5 2A1 CND 2A2 2A3 GND 2A2 2A3 GND 2A2 2A3 GND 2A4 2A5 GND 2A4 2A5 GND 2A4 2A5 GND 2A4 2A5 GND 2A4 2A5 GND 2A4 2A5 GND 2A7 2A8 GND 2A7 2A8 GND 2A8 C 2A8 GND 2A8 C C C C C C C C C C C C C C C C C C C	2 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 19 20 21 22 23 24 26 27 29	64 63 62 60 55 55 55 55 55 55 50 98 76 55 55 55 50 98 76 55 55 55 50 98 76 55 55 55 50 98 76 55 55 55 50 98 76 55 55 55 50 98 76 50 98 75 55 55 55 55 55 55 55 55 55 55 55 55	- CLK - LLEAB - LLEBA - VERC - GND - 1B1 - GND - 1B3 - 1B4 - 1B5 - GND - 1B6 - 1B7 - VCC - 1B8 - 2B1 - 2B3 - 2B4 - 2283 - GND - 2287 - 2283 - 2287 - 2283 - 2284 - 2287 - 2283 - 2284 - 2287 - 2283 - 2284 - 2285 - 2285 - 2283 - 2284 - 2285 - 2285 - 2285 - 2283 - 2284 - 2285 - 22					
2 <u>0EAB</u> 20EBA		34 33	-2LEBA -OE					

Pin Descriptions

Pin Names	Description
1OEAB	A-to-B Output Enable (Active LOW)
2 <mark>0EAB</mark>	Byte 1 and Byte 2
1OEBA	B-to-A Output Enable (Active LOW)
2 <mark>0EBA</mark>	Byte 1 and Byte 2
OE	Disables all I/O ports simultaneously
1LEAB	A-to-B Latch Enable (Transparent HIGH)
2LEAB	Byte 1 and Byte 2
1LEBA	B-to-A Latch Enable (Transparent HIGH)
2LEBA	Byte 1 and Byte 2
V _{REF}	GTLP Reference Voltage
CLK	A-to-B and B-to-A Clock
1A1-1A8	A Port I/O Byte 1 and Byte 2
2A1-2A8	
1B1-1B8	B Port I/O Byte 1 and Byte 2
2B1-2B8	

Truth Tables

(Note 1)

/						
		Inputs			Output	Mode
CE	AB LE/	AB CLK	A A		В	Mode
F	I X	x x	Х		Z	High Impedance
L	. н	ı x	L		L	Transparent
L	. н	і х	Н		Н	Transparent
L	. L	. 1	L		L	Registered
L	. L	. 1	Н		Н	Registered
L	. L	. н	Х		B ₀ (Note 2)	Previous State
L	. L	. L	Х		B ₀ (Note 3)	Previous State

Inputs			Outputs	
OE	OEAB	OEBA	A Port	B Port
L	L	L	Active	Active
L	L	н	Z	Active
L	Н	L	Active	Z
L	Н	Н	Z	Z
н	х	Х	Z	Z

Inputs	Output Edge
V _{ERC}	B Port
V _{CC}	Slow
GND	Fast

Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLK.


Note 2: Output level before the indicated steady state input conditions were established, provided CLK was HIGH prior to LEAB going LOW.

Functional Description

The GTLP16T1655 is a high drive (100 mA) 16-bit universal bus transceiver containing D-type flip-flop, latch and transparent modes of operation for the data path. The device is uniquely partitioned as two 8-bit transceivers with individual latch timing and output control signals but with a common clock pin (CLK) for both transceiver words. Data flow for each word is determined by the respective latch enables (xLEAB and xLEBA), output enables (xOEAB and xOEBA) and clock (CLK). The output enables (10EAB, 10EBA, and 20EAB and 20EBA) control Byte1 and Byte2 data for the A to B and B to A directions respectively.

For A-to-B data flow, the devices operate in the transparent mode when LEAB is HIGH. When LEAB transitions LOW, the A data is latched independent of CLK HIGH or LOW. If LEAB is LOW the A data is registered on the CLK LOW-to-HIGH transition. When OEAB is LOW the outputs are active. With OEAB HIGH the outputs are HIGH impedance. Data flow for the B-to-A direction is identical but uses OEBA, LEBA and CLK. Note that CLK is common to both directions and both 8-bit words. OE is also common and is used to disable all I/O ports simultaneously.

Logic Diagrams



Absolute Maximum Ratings (Note 4)

	-
Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
DC Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 5)	-0.5V to + 4.6V
DC Output Sink Current into	
A Port I _{OL}	48 mA
DC Output Source Current from	
A Port I _{OH}	–48 mA
DC Output Sink Current	
into B Port in the LOW State, I _{OL} (Note 6)	200 mA
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
V _O > V _{CC}	+50 mA
ESD Rating	>2000V
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Supply Voltage V _{CC}	3.0V to 3.6V
Bus Termination Voltage (V_{TT})	
GTLP	1.35V to 1.65V
GTL	1.14V to 1.26V
V _{REF}	
GTLP	0.87V to 1.1V
GTL	0.74V to 0.87V
Input Voltage (V _I)	
on A Port and Control Pins	0.0V to V_{CC}
on B Port	0.0V to V_{tt}
HIGH Level Output Current (I _{OH})	
A Port	–24 mA
LOW Level Output Current (I _{OL})	
A Port	+24mA
B Port	+100 mA
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: V_{TT} and R_{term} can be adjusted to accommodate backplane impedances other than 50Ω, within the boundaries of not exceeding the DC Absolute I_{OL} ratings (200 mA). Similarly V_{REF} can be adjusted to compensate for changes in V_{TT}.

Sy	mbol	bol Test Conditions		Min	Typ (Note 7)	Max	Units
V _{IH}	B Port			V _{REF} +0.05		V _{TT}	V
	Others			2.0			V
V _{IL}	B Port			0.0		V _{REF} -0.05	V
	Others					0.8	V
V _{REF}	GTLP			0.74	1.0	1.1	V
V _{IK}		V _{CC} = 3.0V	I _I = -18 mA			-1.2	V
V _{OH}	A Port	V _{CC} = Min to Max (Note 8)	I _{OH} = -100 μA	V _{CC} -0.2			
		$V_{CC} = 3.0V$	I _{OH} = -12 mA	2.4			V
			I _{OH} = -24 mA	2.2			
V _{OL}	A Port	V _{CC} = Min to Max (Note 8)	I _{OL} = 100 μA			0.20	
		$V_{CC} = 3.0V$	I _{OL} = 12 mA			0.40	V
			I _{OL} = 24 mA			0.50	
	B Port	$V_{CC} = 3.0V$	I _{OL} = 40 mA			0.20	V
			I _{OL} = 80 mA			0.40	
			I _{OL} = 100 mA			0.50	
I	A Port	V _{CC} = 3.6V	V _I = V _{CC} or 0V			±10	μA
	Control Pins	V _{CC} = 3.6V	$V_I = V_{CC} \text{ or } 0V$			±10	μA
	B Port	V _{CC} = 3.6V	$V_I = V_{TT}$ or GND			±10	μA
IOFF	Except	$V_{CC} = 0$	V_{I} or $V_{O} = 0$ to			100	
	V _{ERC}		V _{CC}				μA
I _{I(hold)}	A Port	V _{CC} = 3.0V	$V_{I} = 0.8V$	75			
.()			$V_1 = 2.0V$	-75			μA
		V _{CC} = 3.6V	$V_{I} = 0$ to V_{CC}			±500	
I _{OZH}	A Port	V _{CC} = 3.6V	V _O = V _{CC}			10	
02.1	B Port		$V_0 = 1.5V$			10	μA
I _{OZL}	A Port	V _{CC} = 3.6V	$V_{O} = 0V$			-10	
ULL	B Port	66	$V_{O} = 0.4V$			-10	μA
I _{OZPU}	A Port	V _{CC} = 0 to 1.5V	$V_0 = 0.5 \text{ to } 3V$			±50	μA
(Note 9)		$\overline{OE} = 0 \text{ or } V_{CC}$	Ŭ				•
I _{OZPD}	A Port	$V_{CC} = 1.5 \text{ to } 0 \text{V}$	V _O = 0.5 to 3V			±50	μA
(Note 9)		$\overline{OE} = 0 \text{ or } V_{CC}$	Ŭ				•
I _{CC}	A or B Ports		Outputs HIGH			55	
(v _{cc})		$I_0 = 0$	Outputs LOW			55	mA
		$V_{I} = V_{CC}$ or GND	Outputs Disabled			55	
Δl _{CC}	A Port and	$V_{CC} = 3.6V$	One Input at		0	1	
(Note 10)	Control Pins	00	V _{CC} -0.6		-		mA
,,		Inputs at V _{CC} or GND					
Ci	Control Pins		$V_I = V_{CC} \text{ or } 0$		5.8	7.0	
- 1	A Port		$V_{I} = V_{CC} \text{ or } 0$		8.0	9.5	pF
	B Port		$V_{I} = V_{CC} \text{ or } 0$		8.3	9.9	P1

Note 7: All typical values are at V_{CC} = 3.3V, and T_A = 25°C.

Note 8: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Note 9: This is specified by characterization but not tested.

Note 10: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

GTLP16T1655

3T1655

Live Insertion Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{REF} = 1.0V$ (unless otherwise noted). Tost Condition

e
-
Δ
F
(ፓ

Parameter Test Con		Conditions	Min	Тур	Max	Units	
I _{CC}	B Port	$V_{CC} = 0$ to 3V	V _O = 0 to 1.2V			5	mA
(V _{CC} BIAS))	$V_{CC} = 3.0$ to $3.6V$	V_{I} ($V_{CC}BIAS$) = 3 to 3.6V			10	μA
Vo	B Port	$V_{CC} = 0$ $V_{I} (V_{CC} BIAS) = 3$.3v		1.1		V
I _O	B Port	$V_{CC} = 0$ $V_{I} (V_{CC}BIAS) = 3$	to 3.6V $V_0 = 0.4$	-1			
		$V_{CC} = 0$ to 3.6V $\overline{OE} = 3.3V$	V			100	μA
		$V_{CC} = 0$ to 1.5V $\overline{OE} = 0$ to	3.3V			100	0
Over reco	-		ating free-air temperature, V _{TT} = 1.5	V and $V_{ref} = 1.0$)V (unless oth	nerwise noted	I).
Over reco	-		ating free-air temperature, $V_{TT} = 1.5$	V and $V_{ref} = 1.0$	OV (unless oth Min	merwise noted	l). Unit
Over reco f _{CLOCK}	ommended ra	anges of supply voltage and opera	ating free-air temperature, $V_{TT} = 1.5$	V and V _{ref} = 1.0			
	ommended ra	anges of supply voltage and opera Parame k Frequency	ating free-air temperature, $V_{TT} = 1.5$	V and V _{ref} = 1.0	Min	Max	Unit MHz
f _{CLOCK}	Max Clock	anges of supply voltage and opera Parame k Frequency	ter	V and V _{ref} = 1.0	Min 0	Max	Unit
f _{CLOCK}	Max Clock	anges of supply voltage and opera Parame k Frequency ation	ter LE HIGH	V and V _{ref} = 1.0	Min 0 3.0	Max	Unit MHz ns
f _{CLOCK} t _{WIDTH}	Max Clock Pulse Dur	anges of supply voltage and opera Parame k Frequency ation	ter LE HIGH CLK HIGH or LOW	V and V _{ref} = 1.0	Min 0 3.0 3.0	Max	Unit MHz
^f clock ^t width	Max Clock Pulse Dur	Anges of supply voltage and opera Parame k Frequency ration	ter LE HIGH CLK HIGH or LOW Data before CLK↑	V and V _{ref} = 1.0	Min 0 3.0 3.0 2.5	Max	Unit MHz ns

0.5

B to A AC Electrical Characteristics (GTLP)

Over recommended range of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$, $V_{TT} = 1.5V$, $V_{ERC} = V_{CC}$ or GND (unless otherwise noted). $C_L = 30$ pF for B-Port and $C_L = 50$ pF for A-Port.

Data after LE↓ (CLK = X)

Parameter	From (Input)	To (Output)	Min	Typ (Note 11)	Max	Unit
f _{MAX}			160			MHz
t _{PLH}	В	A	1.0		4.7	
t _{PHL}			1.5		4.8	ns
t _{PLH}	LEAB	А	1.2		4.0	
t _{PHL}			1.2		3.8	ns
t _{PLH}	CLK	А	1.2		4.0	
t _{PHL}			1.2		4.0	ns
t _{PLZ/HZ}	ŌĒ	А	1.4		4.5	
t _{PZH/ZL}			1.0		4.0	ns
t _{PLZ/HZ}	OEBA	А	1.2		4.9	
t _{PZH/ZL}			1.0		4.0	ns

Note 11: All typical values are at V_{CC} = 3.3V, and T_A = 25^{\circ}C.

Symbol	From (Input)	To (Output)	Min	Type (Note 12)	Max	Units
f _{MAX}			160			MHz
t _{PLH}	А	В	2.6		5.7	20
t _{PHL}	$V_{ERC} = V_{CC}$		0.8		4.5	ns
t _{PLH}	А	В	2.0		4.9	
t _{PHL}	$V_{ERC} = GND$		0.7		4.0	ns
t _{PLH}	LEAB	В	2.6		5.7	
t _{PHL}	$V_{ERC} = V_{CC}$		0.8		4.0	ns
t _{PLH}	LEAB	В	2.2		4.9	
t _{PHL}	$V_{ERC} = GND$		0.7		4.0	ns
t _{PLH}	CLK	В	2.8		5.7	
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.0	ns
t _{PLH}	CLK	В	2.3		5.0	
t _{PHL}	$V_{ERC} = GND$		0.8		4.0	ns
t _{PLH}	OE	В	2.7		5.8	
t _{PHL}	$V_{ERC} = V_{CC}$		0.6		4.0	ns
t _{PLH}	OE	В	2.1		4.9	
t _{PHL}	$V_{ERC} = GND$		1.0		4.0	ns
t _{PLH}	OEAB	В	2.6		5.8	
t _{PHL}	V _{ERC} = V _{CC}		0.6		4.0	ns
t _{PLH}	OEAB	В	2.0	1	4.9	
t _{PHL}	$V_{ERC} = GND$		0.6		3.5	ns
t _{FALL/RISE} V _{ERC} = V _{CC}	Transition Time, B outp	uts (0.6V to 1.3V)	0.7/0.7	2.0/2.5		ns
t _{FALL/RISE} V _{ERC} = GND	Transition Time, B outp	uts (0.6V to 1.3V)	0.7/0.7	1.5/2.0		ns

GTLP16T1655

Extended Electrical Characteristics (GTLP)

Over recommended ranges of supply voltage and operating free-air temperature $V_{REF} = 1.0V$ (unless otherwise noted).

 $C_1 = 30 \text{ pF}$ for B Port and $C_1 = 50 \text{ pF}$ for A Port.

Symbol	From (Input)	To (Output)	Min	Typ (Note 13)	Max	Unit
t _{OSLH} (Note 14)	A	В		0.4	1.0	ns
t _{OSHL} (Note 14)				0.4	1.0	ns
t _{PV(HL)} (Note 15) (Note 16)	A	В			1.5	ns
t _{OSLH} (Note 14)	CLKAB	В		0.3	0.9	ns
t _{OSHL} (Note 14)				0.3	0.6	ns
t _{PV(HL)} (Note 15) (Note 16)	CLKAB	В			1.2	ns
t _{OSLH} (Note 14)	В	A		0.3	1.0	ns
t _{OSHL} (Note 14)				0.3	1.0	ns
t _{OST} (Note 14)	В	A		0.6	1.5	ns
t _{PV} (Note 15)	В	A			1.6	ns
t _{OSLH} (Note 14)	CLKAB	A		0.3	0.6	ns
t _{OSHL} (Note 14)				0.3	0.6	ns
t _{OST} (Note 14)	CLKAB	A		0.5	1.0	ns
t _{PV} (Note 15)	CLKAB	A			1.1	ns

Note 13: All typical values are at V_{CC} = 3.3V, and T_A = 25^{\circ}C.

Note 14: $t_{OSHL} h_{OSLH}$ and t_{OST} —Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs witching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 15: t_{PV}—Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 16: Due to the open drain structure on GTLP outputs, t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.

AC Operating Requirements (GTL)

Parameter			Min	Max	Units	
fclock	Max Clock Frequency		0	160	MHz	
twidth	Pulse Duration	LE HIGH	3.0		ns	
		CLK HIGH or LOW	3.0		ns	
t _{SU}	Setup Time	Data before CLK↑	2.5			
		Data before $LE\downarrow$ (CLK = X)	2.5		ns	
t _{HOLD}	Hold Time	Data after CLK↑	0.5			
		Data after LE↓ (CLK =X)	0.5		ns	

B to A AC Electrical Characteristics (GTL) Over recommended range of supply voltage and operating free air temperature, $V_{ref} = 0.8V$, $V_{TT} = 1.2V$, $V_{ERC} = V_{CC}$ or GND (unless otherwise noted). $C_L = 30pF$ for B Port and $C_L = 50 pF$ for A Port.

Parameter	From (Input)	To (Output)	Min	Typ (Note 17)	Max	Units
f _{MAX}			160			MHz
t _{PLH}	В	А	1.0		4.7	
t _{PHL}			1.2		4.8	ns
t _{PLH}	LEBA	А	1.0		4.4	
t _{PHL}			1.1		4.0	ns
t _{PLH}	CLK	А	1.0		4.2	
t _{PHL}			1.1		4.1	ns
t _{PLZ/HZ}	OE	А	1.5		4.6	
t _{PZH/ZL}			1.2		4.2	ns
t _{PLZ/HZ}	OEBA	А	1.2		4.9	
t _{PZH/ZL}			1.0		4.0	ns

Note 17: All Typical values are at V_{CC} = 3.3V and T_A = 25°C.

LO I
ŝ
ဖ
~
F
ဖ
~
Δ
F
C
-

Over recommended	AC Electrical Ch trange of supply voltage and op of and $C_L = 50 \text{ pF}$ for A Port.			_T = 1.2V (unless c	therwise noted	i).
Symbol	From (Input)	To (Output)	Min	Typ (Note 18)	Max	Units
f _{MAX}			160			MHz
t _{PLH}	А	В	2.2		5.7	
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.7	ns
t _{PLH}	А	В	1.5		4.8	
t _{PHL}	$V_{ERC} = GND$		0.9		4.0	ns
t _{PLH}	LEAB	В	2.2		5.7	
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.1	ns
t _{PLH}	LEAB	В	1.7		5.0	
t _{PHL}	$V_{ERC} = GND$		0.9		4.4	ns
t _{PLH}	CLK	В	2.8		5.8	
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.3	ns
t _{PLH}	CLK	В	2.3		5.0	
t _{PHL}	V _{ERC} = GND		1.0		4.3	ns
t _{PLH}	ŌE	В	2.5		5.8	
t _{PHL}	$V_{ERC} = V_{CC}$		0.8		4.3	ns
t _{PLH}	OE	В	1.7		4.9	
t _{PHL}	V _{ERC} = GND		0.9		4.3	ns
t _{PLH}	OEAB	В	2.2		5.8	
t _{PHL}	V _{ERC} = V _{CC}		0.8		4.3	ns
t _{PLH}	OEAB	В	1.7		4.9	
t _{PHL}	V _{ERC} = GND		0.9		3.8	ns
t _{FALL/RISE} V _{ERC} = V _{CC}	Transition Time, B outputs	s (0.6V to 1.3V)	0.7/0.7	2.0/2.5		ns
t _{FALL/RISE} V _{ERC} = V _{CC}	Transition Time, B outputs	s (0.6V to 1.3V)	0.7/0.7	1.5/2.0		ns

Note 18: All Typical values are at V_{CC} = 3.3V and T_A = 25^{\circ}C.

www.fairchildsemi.com

Extended Electrical Characteristics (GTL)

Over recommended ranges of supply voltage and operating free-air temperature $V_{REF} = 0.8V$ (unless otherwise noted). $C_L = 30 \text{ pF}$ for B Port and $C_L = 50 \text{ pF}$ for A Port.


Symbol	From (Input)	To (Output)	Min	Typ (Note 19)	Max	Unit
t _{OSLH} (Note 20)	A	В		0.4	1.0	ns
t _{OSHL} (Note 20)				0.4	1.0	ns
t _{PV(HL)} (Note 21) (Note 22)	A	В			1.5	ns
t _{OSLH} (Note 20)	CLKAB	В		0.3	0.9	ns
t _{OSHL} (Note 20)				0.3	0.6	ns
t _{PV(HL)} (Note 21) (Note 22)	CLKAB	В			1.2	ns
t _{OSLH} (Note 20)	В	A		0.3	1.0	ns
t _{OSHL} (Note 20)				0.3	1.0	ns
t _{OST} (Note 20)	В	A		0.6	1.5	ns
t _{PV} (Note 21)	В	A			1.6	ns
t _{OSLH} (Note 20)	CLKAB	A		0.3	0.6	ns
t _{OSHL} (Note 20)				0.3	0.6	ns
t _{OST} (Note 20)	CLKAB	A		0.5	1.0	ns
t _{PV} (Note 21)	CLKAB	A			1.1	ns


Note 19: All typical values are at V_{CC} = 3.3V, and T_A = 25°C.

Note 20: t_{OSHL}/t_{OSLH} and t_{OST} —Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs witching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTL outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 21: t_{PV}—Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTL outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 22: Due to the open drain structure on GTL outputs, t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com