# 68030/040 PECL-TTL Clock Driver

The MC10H/100H640 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H640 also uses differential PECL internally to achieve its superior skew characteristic.

The H640 includes divide–by–two and divide–by–four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Symbol).

The 10H version is compatible with MECL 10H<sup>™</sup> ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0V).

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- Asynchronous Reset
- Single +5.0V Supply

#### Function

Reset (R): LOW on RESET forces all Q outputs LOW and all  $\overline{Q}$  outputs HIGH.

*Power–Up:* The device is designed to have the POS edges of the ÷2 and ÷4 outputs synchronized at power up. *Select (SEL):* LOW selects the ECL input source (DE/DE). HIGH selects the TTL input source (DT).

The H640 also contains circuitry to force a stable state of the ECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and DE goes HIGH.





, 24小时加急出货

MC10H640

专业PCB打样工厂

#### LOGIC DIAGRAM

**TTL Outputs** 

#### **PIN NAMES**

<sup>t</sup>R

tF

trr

PIN	FUNCTION
GT VT VE GE DE, DE VBB DT Qn, Qn SEL	TTL Ground (0 V) TTL V <sub>CC</sub> (+5.0 V) ECL V <sub>CC</sub> (+5.0 V) ECL Ground (0 V) ECL Signal Input (positive ECL) V <sub>BB</sub> Reference Output TTL Signal Input Signal Outputs (TTL) Input Select (TTL)
R	Reset (TTL)



#### 0°C 25°C 85°C Characteristic Min Max Min Max Min Condition Symbol Max Unit **Propagation Delay ECL** Q0-Q3 4.9 5.9 4.9 5.9 5.2 6.2 CL = 25pF<sup>t</sup>PLH ns D to Output Propagation Delay TTL 5.0 6.0 5.0 5.3 CL = 25pF6.0 6.3 <sup>t</sup>PLH ns D to Output Within–Device Skew tskwd\* 0.5 0.5 0.5 CL = 25pFns Propagation Delay ECL Q0, Q1 4.9 5.9 4.9 5.9 5.2 6.2 CL = 25pFt<sub>PLH</sub> ns D to Output <sup>t</sup>PLH Propagation Delay TTL 5.0 6.0 5.0 6.0 5.3 6.3 ns CL = 25pFD to Output Propagation Delay ECL <sup>t</sup>PLH Q4, Q5 4.9 5.9 4.9 5.9 5.2 6.2 ns CL = 25pFD to Output Propagation Delay TTL 6.3 CL = 25pF<sup>t</sup>PLH 5.0 6.0 5.0 6.0 5.3 ns D to Output Propagation Delay All 4.3 6.3 4.3 6.3 5.0 7.0 CL = 25pFt<sub>PD</sub> ns R to Output Outputs Output Rise/Fall Time 2.5 2.5 CL = 25pFAll 2.5 ns 0.8 V - 2.0 V Outputs 2.5 2.5 2.5 Maximum Input Frequency 135 135 135 MHz CL = 25pFfmax 1.50 Minimum Pulse Width 1.50 1.50 ns tpw Reset Recovery Time 1.25 1.25 1.25 ns

#### AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$ )

Within-Device Skew defined as identical transitions on similar paths through a device.

# $\label{eq:VCC} \mbox{ and CLOAD RANGES TO MEET DUTY CYCLE REQUIREMENTS } (0^{\circ}C \leq T_A \leq 85^{\circ}C \mbox{ Output Duty Cycle Measured Relative to 1.5V}) \\$

Symbol	Characteristic			Nom	Max	Unit	Condition
	$ \begin{array}{ll} \mbox{Range of V}_{CC} \mbox{ and CL to meet minimum pulse width} & V_{CC} \\ \mbox{(HIGH or LOW) = 11.5 ns at } f_{out} \leq 40 \mbox{ MHz} & CL \end{array} $		4.75 10	5.0	5.25 50	V pF	Q0-Q3 Q0-Q1
	Range of V <sub>CC</sub> and CL to meet minimum pulse width (HIGH or LOW) = 9.5 ns at 40 < f <sub>OUt</sub> $\leq$ 50 MHz		4.875 15	5.0	5.125 27	V pF	Q0–Q3

# DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)

			0°C		25°C 85		85°C			
Symbol	Characteristic	•	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	ECL		57		57		57	mA	VE Pin
ІССН		TTL		30		30		30	mA	Total all VT pins
ICCL				30		30		30	mA	

### TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$ )

		O°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Мах	Min	Мах	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
Ιн	Input HIGH Current		20 100		20 100		20 100	μA	V <sub>IN</sub> = 2.7V V <sub>IN</sub> = 7.0V
۱ <sub>IL</sub>	Input LOW Current		-0.6		-0.6		-0.6	mA	V <sub>IN</sub> = 0.5V
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I <sub>OH</sub> = -3.0mA I <sub>OH</sub> = -15mA
VOL	Output LOW Voltage		0.5		0.5		0.5	V	I <sub>OL</sub> = 24mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	$I_{IN} = -18 \text{mA}$
IOS	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V <sub>OUT</sub> = 0V

### 10H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$ )

		0°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
lıH l <sub>IL</sub>	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μA	
V <sub>IH</sub> * V <sub>IL</sub> *	Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.555	V	VE = 5.0V
V <sub>BB</sub> *	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	

\*NOTE: PECL levels are referenced to  $V_{CC}$  and will vary 1:1 with the power supply. The values shown are for  $V_{CC}$  = 5.0V.

#### 100H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$ )

		0°C		25°C		85°C			
Symbol	Characteristic	Min	Мах	Min	Мах	Min	Мах	Unit	Condition
I <sub>IH</sub> I <sub>IL</sub>	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μΑ	
V <sub>IH</sub> * V <sub>IL</sub> *	Input HIGH Voltage Input LOW Voltage	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	V	VE = 5.0V
V <sub>BB</sub> *	Output Reference Voltage	3.62	3.74	3.62	3.74	3.62	3.74	V	

\*NOTE: PECL levels are referenced to V<sub>CC</sub> and will vary 1:1 with the power supply. The values shown are for V<sub>CC</sub> = 5.0V.

#### 10/100H640 DUTY CYCLE CONTROL

To maintain a duty cycle of  $\pm 5\%$  at 50MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a  $\pm 2.5\%$  duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load. Figure 8 shows reset recovery time. Figure 9 shows output states after power up.

Best duty cycle control is obtained with a single  $\mu P$  load and minimum line length.



Figure 5. Temperature versus Positive Pulse Width for 100H640 at 50 MHz and +5.0 V V<sub>CC</sub>

Figure 6. Temperature versus Negative Pulse Width for MC100H640 @ 50 MHz and +5.0 V V<sub>CC</sub>







Figure 8. MC10H/100H640 Clock Phase and Reset Recovery Time After Reset Pulse







Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and *Q* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

