HD61202U

(Dot Matrix Liquid Crystal GraphicDisplay Column Driver)

HITACHI

Description

HD61202U is a column (segment) driver for dot matrix liquid crystal graphic display systems. It stores the display data transferred from a 8-bit micro controller in the internal display RAM and generates dot matrix liquid crystal driving signals.

Each bit data of display RAM corresponds to on/off state of a dot of a liquid crystal display to provide more flexible than character display.

As it is internally equipped with 64 output drivers for display, it is available for liquid crystal graphic displays with many dots.

The HD61202U, which is produced in the CMOS process, can complete portable battery drive equipment in combination with a CMOS micro-controller, utilizing the liquid crystal display's low power dissipation.

Moreover it can facilitate dot matrix liquid crystal graphic display system configuration in combination with the row (common) driver HD61203U.

Features

- Dot matrix liquid crystal graphic display column driver incorporating display RAM
- RAM data direct display by internal display RAM
  - — RAM bit data 1: On
  - — RAM bit data 0: Off
- Internal display RAM address counter preset, increment
- Display RAM capacity: 512 bytes (4096 bits)
- 8-bit parallel interface
- Internal liquid crystal display driver circuit: 64
- Display duty cycle

 Drives liquid crystal panels with 1/32–1/64 duty cycle multiplexing

- Wide range of instruction function

  Display data read/write, display on/off, set address, set display start line, read status
- Lower power dissipation: during display 2 mW max
- Power supply: V_{CC}: 2.7V~5.5V
- Liquid crystal display driving voltage: 8V to 16V
- CMOS process

Ordering Information

Type No.	Package
HD61202UFS	100-pin plastic QFP (FP-100A)
HD61202UTE	100-pin thin plastic QFP (TFP-100B)
HCD61202U	Chip

HITACHI

Pin Arrangement

Pin arrangement diagram for HD61202UFS (FP-100A).

Top pins (left to right, 100–81): FRM, E, ø1, ø2, CL, D/I, R/W, RST, CS1, CS2, CS3, NC, NC, NC, DB7, DB6, DB5, DB4, DB3, DB2

Left pins (1–30): ADC (1), M (2), V_{CC} (3), V4R (4), V3R (5), V2R (6), V1R (7), V_{EE2} (8), Y64 (9), Y63 (10), Y62 (11), Y61 (12), Y60 (13), Y59 (14), Y58 (15), Y57 (16), Y56 (17), Y55 (18), Y54 (19), Y53 (20), Y52 (21), Y51 (22), Y50 (23), Y49 (24), Y48 (25), Y47 (26), Y46 (27), Y45 (28), Y44 (29), Y43 (30)

Right pins (80–51): DB1 (80), DB0 (79), GND (78), V4L (77), V3L (76), V2L (75), V1L (74), V_{EE1} (73), Y1 (72), Y2 (71), Y3 (70), Y4 (69), Y5 (68), Y6 (67), Y7 (66), Y8 (65), Y9 (64), Y10 (63), Y11 (62), Y12 (61), Y13 (60), Y14 (59), Y15 (58), Y16 (57), Y17 (56), Y18 (55), Y19 (54), Y20 (53), Y21 (52), Y22 (51)

Bottom pins (31–50): Y42 (31), Y41 (32), Y40 (33), Y39 (34), Y38 (35), Y37 (36), Y36 (37), Y35 (38), Y34 (39), Y33 (40), Y32 (41), Y31 (42), Y30 (43), Y29 (44), Y28 (45), Y27 (46), Y26 (47), Y25 (48), Y24 (49), Y23 (50)

(Top view)

Top pins (100–76): M, ADC, FRM, E, ø1, ø2, CL, D/I, R/W, RST, NC, CS1, NC, CS2, CS3, NC, DB7, DB6, DB5, DB4, DB3, DB2, DB1, DB0, GND

Pin	Left		Pin	Right
1	V_CC		75	V4L
2	V4R		74	V3L
3	V3R		73	V2L
4	V2R		72	Y1L
5	V1R		71	V_EE1
6	V_EE2		70	Y1
7	Y64		69	Y2
8	Y63		68	Y3
9	Y62		67	Y4
10	Y61		66	Y5
11	Y60		65	Y6
12	Y59		64	Y7
13	Y58		63	Y8
14	Y57		62	Y9
15	Y56		61	Y10
16	Y55		60	Y11
17	Y54		59	Y12
18	Y53		58	Y13
19	Y52		57	Y14
20	Y51		56	Y15
21	Y50		55	Y16
22	Y49		54	Y17
23	Y48		53	Y18
24	Y47		52	Y19
25	Y46		51	Y20

HD61202UTE
(TFP-100B)

Bottom pins (26–50): Y45, Y44, Y43, Y42, Y41, Y40, Y39, Y38, Y37, Y36, Y35, Y34, Y33, Y32, Y31, Y30, Y29, Y28, Y27, Y26, Y25, Y24, Y23, Y22, Y21

(Top view)

HCD61202U PAD Arrangement

Chip Size : 4.08×4.08 mm^2
Coordinate : Pad Center
Origin : Chip center
Pad Size : 90×90 μm^2

HCD61202U Pad Location Coordinates

PAD No.	PAD Name	Coordinate X	Y	PAD No.	PAD Name	Coordinate X	Y	PAD No.	PAD Name	Coordinate X	Y	PAD No.	PAD Name	Coordinate X	Y
1	ADC	−1493	1756	26	Y47	−1789	−1508	51	Y22	1452	−1789	76	V3L	1789	1442
2	M	−1649	1756	27	Y46	−1789	−1653	52	Y21	1604	−1789	77	V4L	1789	1590
3	V_{CC}	−1789	1689	28	Y45	−1764	−1789	53	Y20	1764	−1789	78	GND	1789	1756
4	V4R	−1789	1445	29	Y44	−1604	−1789	54	Y19	1789	−1654	79	DB0	1495	1756
5	V3R	−1789	1293	30	Y43	−1452	−1789	55	Y18	1789	−1507	80	DB1	1335	1756
6	V2R	−1789	1148	31	Y42	−1312	−1789	56	Y17	1789	−1369	81	DB2	1176	1756
7	V1R	−1789	1011	32	Y41	−1171	−1789	57	Y16	1789	−1230	82	DB3	1016	1756
8	V_{EE2}	−1789	869	33	Y40	−976	−1789	58	Y15	1789	−1100	83	DB4	854	1756
9	Y64	−1789	721	34	Y39	−846	−1789	59	Y14	1789	−970	84	DB5	694	1756
10	Y63	−1789	591	35	Y38	−716	−1789	60	Y13	1789	−840	85	DB6	535	1756
11	Y62	−1789	461	36	Y37	−586	−1789	61	Y12	1789	−710	86	DB7	375	1756
12	Y61	−1789	331	37	Y36	−456	−1789	62	Y11	1789	−580	87	NC		
13	Y60	−1789	201	38	Y35	−326	−1789	63	Y10	1789	−450	88	NC		
14	Y59	−1789	71	39	Y34	−196	−1789	64	Y9	1789	−320	89	NC		
15	Y58	−1789	−60	40	Y33	−65	−1789	65	Y8	1789	−190	90	CS3	218	1756
16	Y57	−1789	−190	41	Y32	65	−1789	66	Y7	1789	−60	91	CS2	62	1756
17	Y56	−1789	−320	42	Y31	195	−1789	67	Y6	1789	71	92	CS1	−94	1756
18	Y55	−1789	−450	43	Y30	325	−1789	68	Y5	1789	201	93	RST	−249	1756
19	Y54	−1789	−580	44	Y29	455	−1789	69	Y4	1789	331	94	R/W	−405	1756
20	Y53	−1789	−710	45	Y28	585	−1789	70	Y3	1789	461	95	D/I	−560	1756
21	Y52	−1789	−840	46	Y27	715	−1789	71	Y2	1789	591	96	CL	−716	1756
22	Y51	−1789	−970	47	Y26	845	−1789	72	Y1	1789	721	97	ø2	−871	1756
23	Y50	−1789	−1100	48	Y25	975	−1789	73	V_{EE1}	1789	1024	98	ø1	−1027	1756
24	Y49	−1789	−1230	49	Y24	1170	−1789	74	V1L	1789	1153	99	E	−1182	1756
25	Y48	−1789	−1369	50	Y23	1311	−1789	75	V2L	1789	1293	100	FRM	−1338	1756

HITACHI

Block Diagram

Terminal Functions

Terminal Name	Number of Terminals	I/O	Connected to	Functions
V_{CC} GND	2		Power supply	Power supply for internal logic.
				Recommended voltage is:
				GND = 0V V_{CC} = 2.7 to 5.5V
V_{EE1} V_{EE2}	2		Power supply	Power supply for liquid crystal display drive circuit.
				Recommended power supply voltage is V_{CC}–V_{EE} = 8 to 16V. Connect the same power supply to V_{EE1} and V_{EE2}. V_{EE1} and V_{EE2} are not connected each other in the LSI.
V1L, V1R V2L, V2R V3L, V3R V4L, V4R	8		Power supply	Power supply for liquid crystal display drive.
				Apply the voltage specified depending on liquid crystals within the limit of V_{EE} through V_{CC}.
				V1L (V1R), V2L (V2R): Selection level V3L (V3R), V4L (V4R): Non-selection level
				Power supplies connected with V1L and V1R (V2L & V2R, V3L & V3R, V4L & V4R) should have the same voltages.
$\overline{CS1}$ $\overline{CS2}$ CS3	3	I	MPU	Chip selection.
				Data can be input or output when the terminals are in the following conditions:

Terminal name	$\overline{CS1}$	$\overline{CS2}$	CS3
Condition	L	L	H

Terminal Name	Number of Terminals	I/O	Connected to	Functions
E	1	I	MPU	Enable.
				At write (R/W = low): Data of DB0 to DB7 is latched at the fall of E. At read (R/W = high): Data appears at DB0 to DB7 while E is at high level.
R/W	1	I	MPU	Read/write.
				R/W = High: Data appears at DB0 to DB7 and can be read by the MPU. When E = high, $\overline{CS1}$, $\overline{CS2}$ = low and CS3 = high. R/W = Low: DB0 to DB7 can accept at fall of E when $\overline{CS1}$, $\overline{CS2}$ = low and CS3 = high.
D/I	1	I	MPU	Data/instruction.
				D/I = High: Indicates that the data of DB0 to DB7 is display data. D/I = Low: Indicates that the data of DB0 to DB7 is display control data.

HITACHI

Terminal Name	Number of Terminals	I/O	Connected to	Functions
ADC	1	I	V$_{CC}$/GND	Address control signal to determine the relation between Y address of display RAM and terminals from which the data is output.
				ADC = High: Y1: H'0, Y64: H'63 ACD = Low: Y64: H'0, Y1: H'63
DB0–DB7	8	I/O	MPU	Data bus, three-state I/O common terminal.
M	1	I	HD61203U	Switch signal to convert liquid crystal drive waveform into AC.
FRM	1	I	HD61203U	Display synchronous signal (frame signal).
				Presets the 6-bit display line counter and synchronizes the common signal with the frame timing when the FRM signal becomes high.
CL	1	I	HD61203U	Synchronous signal to latch display data. The rising CL signal increments the display output address counter and latches the display data.
ø1, ø2	2	I	HD61203U	2-phase clock signal for internal operation.
				The ø1 and ø2 clocks are used to perform operations (I/O of display data and execution of instructions) other than display.
Y1–Y64	64	O	Liquid crystal display	Liquid crystal display column (segment) drive output.
				The outputs at these pins are at the light-on level when the display RAM data is 1, and at the light-off level when the display RAM data is 0.
				Relation among output level, M, and display data (D) is as follows:
$\overline{RST}$	1	I	MPU or external CR	The following registers can be initialized by setting the $\overline{RST}$ signal to low level.
				1. On/off register 0 set (display off)
				2. Display start line register line 0 set (displays from line 0)
				After releasing reset, this condition can be changed only by instruction.
NC	3		Open	Unused terminals. Don't connect any lines to these terminals.

Note: 1 corresponds to high level in positive logic.

Function of Each Block

Interface Control

I/O Buffer: Data is transferred through 8 data bus lines (DB0–DB7).

DB7: MSB (most significant bit)
DB0: LSB (least significant bit)

Data can neither be input nor output unless $\overline{CS1}$ to CS3 are in the active mode. Therefore, when $\overline{CS1}$ to CS3 are not in active mode it is useless to switch the signals of input terminals except $\overline{RST}$ and ADC; that is namely, the internal state is maintained and no instruction excutes. Besides, pay attention to $\overline{RST}$ and ADC which operate irrespectively of $\overline{CS1}$ to CS3.

Register: Both input register and output register are provided to interface to an MPU whose speed is different from that of internal operation. The selection of these registers depend on the combination of R/W and D/I signals (Table 1).

1. Input register

   The input register is used to store data temporarily before writing it into display data RAM.

   The data from MPU is written into input register, then into display data RAM automatically by internal operation. When $\overline{CS1}$ to CS3 are in the active mode and D/I and R/W select the input register as shown in Table 1, data is latched at the fall of the E signal.

2. Output register

   The output register is used to store data temporarily that is read from display data RAM. To read out the data from the output register, $\overline{CS1}$ to CS3 should be in the active mode and both D/I and R/W should be 1. With the read display data instruction, data stored in the output register is output while E is high level. Then, at the fall of E, the display data at the indicated address is latched into the output register and the address is increased by 1.

   The contents in the output register are rewritten by the read display data instruction, but are held by address set instruction, etc.

   Therefore, the data of the specified address cannot be output with the read display data instruction right after the address is set, but can be output at the second read of data. That is to say, one dummy read is necessary. Figure 1 shows the MPU read timing.

Table 1   Register Selection

D/I	R/W	Operation
1	1	Reads data out of output register as internal operation (display data RAM → output register)
1	0	Writes data into input register as internal operation (input register → display data RAM)
0	1	Busy check. Read of status data.
0	0	Instruction

HITACHI

Busy Flag

Busy flag = 1 indicates that HD61202U is operating and no instructions except status read instruction can be accepted. The value of the busy flag is read out on DB7 by the status read instruction. Make sure that the busy flag is reset (0) before issuing instructions.


Figure 1   MPU Read Timing

Figure 2   Busy Flag

Display On/Off Flip/Flop

The display on/off flip/flop selects one of two states, on state and off state of segments Y1 to Y64. In on state, the display data corresponding to that in RAM is output to the segments. On the other hand, the display data at all segments disappear in off state independent of the data in RAM. It is controlled by display on/off instruction. $\overline{RST}$ signal = 0 sets the segments in off state. The status of the flip/flop is output to DB5 by status read instruction. Display on/off instruction does not influence data in RAM. To control display data latch by this flip/flop, CL signal (display synchronous signal) should be input correctly.

Display Start Line Register

The display start line register specifies the line in RAM which corresponds to the top line of LCD panel, when displaying contents in display data RAM on the LCD panel. It is used for scrolling of the screen.

6-bit display start line information is written into this register by the display start line set instruction. When high level of the FRM signal starts the display, the information in this register is transferred to the Z address counter, which controls the display address, presetting the Z address counter.

X, Y Address Counter

A 9-bit counter which designates addresses of the internal display data RAM. X address counter (upper 3 bits) and Y address counter (lower 6 bits) should be set to each address by the respective instructions.

1. X address counter

   Ordinary register with no count functions. An address is set by instruction.
2. Y address counter

   An Address is set by instruction and is increased by 1 automatically by R/W operations of display data. The Y address counter loops the values of 0 to 63 to count.

Display Data RAM

Stores dot data for display. 1-bit data of this RAM corresponds to light on (data = 1) and light off (data = 0) of 1 dot in the display panel. The correspondence between Y addresses of RAM and segment pins can be reversed by ADC signal.

As the ADC signal controls the Y address counter, reversing of the signal during the operation causes malfunction and destruction of the contents of register and data of RAM. Therefore, never fail to connect ADC pin to V_{CC} or GND when using.

Figure 3 shows the relations between Y address of RAM and segment pins in the cases of ADC = 1 and ADC = 0 (display start line = 0, 1/64 duty cycle).

Figure 3   Relation between RAM Data and Display

Figure 3 Relation between RAM Data and Display (cont)

Z Address Counter

The Z address counter generates addresses for outputting the display data synchronized with the common signal. This counter consists of 6 bits and counts up at the fall of the CL signal. At the high level of FRM, the contents of the display start line register is present at the Z counter.

Display Data Latch

The display data latch stores the display data temporarily that is output from display data RAM to the liquid crystal driving circuit. Data is latched at the rise of the CL signal. The display on/off instruction controls the data in this latch and does not influence data in dicsplay data RAM.

Liquid Crystal Display Driver Circuit

The combination of latched display data and M signal causes one of the 4 liquid crystal driver levels, V1, V2, V3, and V4 to be output.

Reset

The system can be initialized by setting $\overline{\text{RST}}$ terminal at low level when turning power on.

1. Display off
2. Set display start line register line 0.

While $\overline{\text{RST}}$ is low level, no instruction except status read can be accepted. Therefore, execute other instructions after making sure that DB4 = 0 (clear RESET) and DB7 = 0 (ready) by status read instruction. The conditions of power supply at initial power up are shown in Table 2.

Table 2   Power Supply Initial Conditions

Item	Symbol	Min	Typ	Max	Unit
Reset time	t_{RST}	1.0	—	—	μs

Do not fail to set the system again because RESET during operation may destroy the data in all the registers except on/off register and in RAM.

Reset timing

Display Control Instructions

Outline

Table 3 shows the instructions. Read/write (R/W) signal, data/instruction (D/I) signal, and data bus signals (DB0 to DB7) are also called instructions because the internal operation depends on the signals from the MPU.

These explanations are detailed in the following pages. Generally, there are following three kinds of instructions:

1. Instruction to set addresses in the internal RAM
2. Instruction to transfer data from/to the internal RAM
3. Other instructions

In general use, the second type of instruction is used most frequently. Since Y address of the internal RAM is increased by 1 automatically after writing (reading) data, the program can be shortened. During the execution of an instruction, the system cannot accept instructions other than status read instruction. Send instructions from MPU after making sure that the busy flag is 0, which is proof that an instruction is not being executed.

Table 3   Instructions

Instructions	R/W	D/I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Functions
Display on/off	0	0	0	0	1	1	1	1	1	1/0	Controls display on/off. RAM data and internal status are not affected. 1: on, 0: off.
Display start line	0	0	1	1	Display start line (0–63)						Specifies the RAM line displayed at the top of the screen.
Set page (X address)	0	0	1	0	1	1	1	Page (0–7)			Sets the page (X address) of RAM at the page (X address) register.
Set Y address	0	0	0	1	Y address (0–63)						Sets the Y address in the Y address counter.
Status read	1	0	Busy	0	ON/OFF	Reset 0	0	0	0	0	Reads the status. RESET 1: Reset 0: Normal ON/OFF 1: Display off 0: Display on Busy 1: Internal operation 0: Ready
Write display data	0	1	Write data								Writes data DB0 (LSB) to DB7 (MSB) on the data bus into display RAM. Has access to the address of the display RAM specified in advance. After the access, Y address is increased by 1.
Read display data	1	1	Read data								Reads data DB0 (LSB) to DB7 (MSB) from the display RAM to the data bus.

Note: Busy time varies with the frequency (f_{CLK}) of ø1, and ø2.
($1/f_{CLK} \leq T_{BUSY} \leq 3/f_{CLK}$)

HITACHI

Detailed Explanation

Display On/Off

	R/W	D/I	DB7	....	DB0
Code	0	0	0	0	1	1	1	1	1	D

The display data appears when D is 1 and disappears when D is 0. Though the data is not on the screen with D = 0, it remains in the display data RAM. Therefore, you can make it appear by changing D = 0 into D = 1.

Display Start Line

	R/W	D/I	DB7	....	DB0
Code	0	0	1	1	A	A	A	A	A	A

Z address AAAAAA (binary) of the display data RAM is set in the display start line register and displayed at the top of the screen. Figure 4 shows examples of display (1/64 duty cycle) when the start line = 0–3. When the display duty cycle is 1/64 or more (ex. 1/32, 1/24 etc.), the data of total line number of LCD screen, from the line specified by display start line instruction, is displayed.

Set Page (X Address)

	R/W	D/I	DB7	....	DB0
Code	0	0	1	0	1	1	1	A	A	A

X address AAA (binary) of the display data RAM is set in the X address register. After that, writing or reading to or from MPU is executed in this specified page until the next page is set. See Figure 5.

Set Y Address

	R/W	D/I	DB7	....	DB0
Code	0	0	0	1	A	A	A	A	A	A

Y address AAAAAA (binary) of the display data RAM is set in the Y address counter. After that, Y address counter is increased by 1 every time the data is written or read to or from MPU.

Status Read

	R/W	D/I	DB7	·················	DB0

| Code | 1 | 0 | Busy | 0 | ON/OFF | RESET | 0 | 0 | 0 | 0 |

MSB .... LSB

- Busy

  When busy is 1, the LSI is executing internal operations. No instructions are accepted while busy is 1, so you should make sure that busy is 0 before writing the next instruction.

- ON/OFF

  Shows the liquid crystal display conditions: on condition or off condition.

  When on/off is 1, the display is in off condition.

  When on/off is 0, the display is in on condition.

- RESET

  RESET = 1 shows that the system is being initialized. In this condition, no instructions except status read can be accepted.

  RESET = 0 shows that initializing has finished and the system is in the usual operation condition.

Figure 4   Relation between Start Line and Display

Write Display Data

Code	R/W	D/I	DB7 ································ DB0							
	0	1	D	D	D	D	D	D	D	D
			MSB							LSB

Writes 8-bit data DDDDDDDD (binary) into the display data RAM. Then Y address is increased by 1 automatically.

Read Display Data

Code	R/W	D/I	DB7 ································ DB0							
	1	1	D	D	D	D	D	D	D	D
			MSB							LSB

Reads out 8-bit data DDDDDDDD (binary) from the display data RAM. Then Y address is increased by 1 automatically.

One dummy read is necessary right after the address setting. For details, refer to the explanation of output register in "Function of Each Block".

Figure 5   Address Configuration of Display Data RAM

Use of HD61202U

Interface with HD61203 (1/64 Duty Cycle)

HITACHI

Figure 6   LCD Driver Timing Chart (1/64 Duty Cycle)

HD61202U

Interface with CPU

### 1. Example of Connection with H8/536/S

Figure 7   Example of Connection with H8/536S

HITACHI

2. Example of Connection with HD6801

- Set HD6801 to mode 5. P10 to P14 are used as the output port and P30 to P37 as the data bus.
- 74LS154 4-to-16 decoder generates chip select signal to make specified HD61202U active after decoding 4 bits of P10 to P13.
- Therefore, after enabling the operation by P10 to P13 and specifying D/I signal by P14, read/write from/to the external memory area ($0100 to $01FE) to control HD61202U. In this case, IOS signal is output from SC1 and R/W signal from SC2.
- For details of HD6800 and HD6801, refer to their manuals.

Figure 8   Examples of Connection with HD6801

Example of Application

In this example, two HD61203s output the equivalent waveforms. So, stand-alone operation is possible. In this case, connect COM1 and COM65 to X1, COM2 and COM66 to X2, ..., and COM64 and COM128 to X64. However, for the large screen display, it is better to drive in 2 rows as in this example to guarantee the display quality.


Figure 9   Application Example

HITACHI

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage	V_{CC}	−0.3 to +7.0	V	2
	V_{EE1} V_{EE2}	V_{CC} − 17.0 to V_{CC} + 0.3	V	3
Terminal voltage (1)	VT1	V_{EE} − 0.3 to V_{CC} + 0.3	V	4
Terminal voltage (2)	VT2	−0.3 to V_{CC} + 0.3	V	2, 5
Operating temperature	T_{opr}	−20 to +75	°C	
Storage temperature	T_{stg}	−55 to +125	°C	

Notes: 1. LSIs may be destroyed if they are used beyond the absolute maximum ratings.

In ordinary operation, it is desirable to use them within the recommended operation conditions.

Useing them beyond these conditions may cause malfunction and poor reliability.

2. All voltage values are referenced to GND = 0V.

3. Apply the same supply voltage to V_{EE1} and V_{EE2}.

4. Applies to V1L, V2L, V3L, V4L, V1R, V2R, V3R, and V4R.

Maintain

$V_{CC} \geq$ V1L = V1R $\geq$ V3L = V3R $\geq$ V4L = V4R $\geq$ V2L = V2R $\geq V_{EE}$

5. Applies to M, FRM, CL, $\overline{RST}$, ADC, ø1, ø2, $\overline{CS1}$, $\overline{CS2}$, CS3, E, R/W, D/I, and DB0–DB7.

**Electrical Characteristics (GND = 0V, V_{CC} = 2.7 ~ 5.5V, $V_{CC} - V_{EE}$ = 8.0 to 16.0V, Ta = −20 ~ +75°C)**

Item	Symbol	Limit Min	Typ	Max	Unit	Test Condition	Notes
Input high voltage	VIHC	$0.7V_{CC}$	—	V_{CC}	V	V_{CC} = 2.7V~5.5V	1
	VIHT	$0.7V_{CC}$	—	V_{CC}	V	V_{CC} = 2.7V~4.5V	2
		2.0	—	V_{CC}	V	V_{CC} = 4.5V~5.5V	2
Input low voltage	VILC	0.0		$0.3V_{CC}$	V	V_{CC} = 2.7V~5.5V	1
	VILT	0.0	—	0.5	V	V_{CC} = 2.7V~4.5V	2
		0.0		0.8	V	V_{CC} = 4.5V~5.5V	2
Output high voltage	VOH	$0.75V_{CC}$	—	—	V	I_{OH} = −100 µA, V_{CC} = 2.7V~4.5V	3
		2.4	—	—	V	I_{OH} = −205 µA V_{CC} = 4.5V~5.5V	3
Output low voltage	VOL	—		$0.2V_{CC}$	V	I_{OL} = 100 uA, V_{CC} = 2.7V~4.5V	3
		—	—	0.4	V	I_{OL} = 1.2mA, V_{CC} = 4.5V~5.5V	3
Input leakage current	I_{IL}	−1	—	1	µA	Vin = GND ~ V_{CC}	4
Three-state (off) input current	I_{TSL}	−5	—	5	µA	Vin = GND ~ V_{CC}	5
Liquid crystal supply leakage current	I_{LSL}	−2	—	2	µA	Vin = V_{EE}–V_{CC}	6
Driver on resistance	R_{ON}	—	—	7.5	kΩ	$\pm I_{LOAD}$ = 0.1 mA, V_{CC}–V_{EE} = 15V	8
Dissipation current	I_{CC}(1)	—	—	100	µA	During display	7
	I_{CC}(2)	—	—	500	µA	During access, Cycle = 1MHz	7

Notes: 1. Applies to M, FRM, CL, RST, ø1, and ø2.

2. Applies to CS1, CS2, CS3, E, R/W, D/I, and DB0–DB7.

3. Applies to DB0–DB7.

4. Applies to terminals except for DB0–DB7.

5. Applies to DB0–DB7 at high impedance.

6. Applies to V1L–V4L and V1R–V4R.

7. Specified when LCD is in 1/64 duty cycle mode.

    Operation frequency: f_{CLK} = 250 kHz (ø1 and ø2 frequency)

    Frame frequency: f_M = 70 Hz (FRM frequency)

  Specified in the state of

    Output terminal: Not loaded

    Input level: VIH = V_{CC} (V)

                    VIL = GND (V)

  Measured at V_{CC} terminal

HITACHI

8. Resistance between terminal Y and terminal V (one of V1L, V1R, V2L, V2R, V3L, V3R, V4L, and V4R) when load current flows through one of the terminals Y1 to Y64. This value is specified under the following condition:

$$V_{CC}-V_{EE} = 15.0V$$
$$V1L = V1R, V3L = V3R = V_{CC}-2/7 (V_{CC}-V_{EE})$$
$$V2L = V2R, V4L = V4R = V_{CC}+2/7 (V_{CC}-V_{EE})$$

The following is a description of the range of power supply voltage for liquid crystal display drive. Apply positive voltage to V1L = V1R and V3L = V3R and negative voltage to V2L = V2R and V4L = V4R within the ÆV range. This range allows stable impedance on driver output (RON). Notice that ÆV depends on power supply voltage $V_{cc}-V_{EE}$.

Correlation between driver output waveform and power supply voltages for liquid crystal display drive

Correlation between power supply voltage $V_{CC}-V_{EE}$ and ΔV

Terminal Configuration

Input Terminal

V_{CC}

PMOS

NMOS

Applicable terminals:
M, FRM, CL, $\overline{RST}$, ø1, ø2, $\overline{CS1}$, $\overline{CS2}$, CS3,
E, R/W, D/I, ADC

Input/Output Terminal

V_{CC}

(Input circuit)

PMOS

NMOS

V_{CC}

PMOS

Enable

Data

NMOS

(Output circuit)
[three state]

Applicable terminals: DB0–DB7

Output Terminal

PMOS V1L, V1R

V_{CC}

PMOS V3L, V3R

V_{CC}

NMOS V4L, V4R

V_{EE}

NMOS V2L, V2R

V_{EE}

Applicable terminals:
Y1–Y64

HITACHI

Interface AC Characteristics

MPU Interface (GND = 0V, V$_{CC}$ = 2.7 to 5.5V, Ta = –20 to +75°C)

| Item	Symbol	Min	Typ	Max	Unit	Note
E cycle time	t$_{CYC}$	1000	—	—	ns	Fig. 10, Fig. 11
E high level width	P$_{WEH}$	450	—	—	ns	
E low level width	P$_{WEL}$	450	—	—	ns	
E rise time	t$_r$	—	—	25	ns	
E fall time	t$_f$	—	—	25	ns	
Address setup time	t$_{AS}$	140	—	—	ns	
Address hold time	t$_{AH}$	10	—	—	ns	
Data setup time	t$_{DSW}$	200	—	—	ns	Fig. 10
Data delay time	t$_{DDR}$	—	—	320	ns	Fig. 11, Fig. 12
Data hold time (write)	t$_{DHW}$	10	—	—	ns	Fig. 10
Data hold time (read)	t$_{DHR}$	20	—	—	ns	Fig. 11

Figure 10   MPU Write Timing

Figure 11   MPU Read Timing

Figure 12   DB0–DB7: Load Circuit

HITACHI

Clock Timing (GND = 0V, V_{CC} = 2.7 to 5.5V, Ta = –20 to +75°C)

| Item	Symbol	Limit			Unit	Test Condition
		Min	**Typ**	**Max**		
ø1, ø2 cycle time	t_{cyc}	2.5	—	20	µs	Fig. 13
ø1 low level width	$t_{WLø1}$	625	—	—	ns	
ø2 low level width	$t_{WLø2}$	625	—	—	ns	
ø1 high level width	$t_{WHø1}$	1875	—	—	ns	
ø2 high level width	$t_{WHø2}$	1875	—	—	ns	
ø1–ø2 phase difference	t_{D12}	625	—	—	ns	
ø2–ø1 phase difference	t_{D21}	625	—	—	ns	
ø1, ø2 rise time	t_r	—	—	150	ns	
ø1, ø2 fall time	t_f	—	—	150	ns	

Figure 13   External Clock Waveform

HD61202U

Display Control Timing (GND = 0V, V_{CC} = 2.7 to 5.5V, Ta = –20 to +75°C)

| Item	Symbol	Min	Typ	Max	Unit	Test Condition
FRM delay time	t_{DFRM}	–2	—	+2	µs	Fig. 14
M delay time	t_{DM}	–2	—	+2	µs	
CL low level width	t_{WLCL}	35	—	—	µs	
CL high level width	t_{WHCL}	35	—	—	µs	

Figure 14   Display Control Signal Waveform

HITACHI