

Agilent HCPL-260L/ 060L/263L/063L High Speed LVTTL Compatible 3.3 Volt Optocouplers


Data Sheet

Description

The HCPL-260L/060L/263L/063L are optically coupled gates that combine a GaAsP light emitting diode and an integrated high gain photo detector. An enable input allows the detector to be strobed. The output of the detector IC is an open collector Schottky-clamped transistor. The internal shield provides a guaranteed common mode transient immunity specification of 15 kV/µs.

This unique design provides maximum AC and DC circuit isolation while achieving LVTTL/LVCMOS compatibility. The optocoupler AC and DC operational parameters are guaranteed from -40°C to +85°C allowing trouble-free system performance.

Functional Diagram



TRUTH TABLE (POSITIVE LOGIC)						
LED	ENABLE	OUTPUT				
ON	Н	L				
OFF	Н	Н				
~						

OFF

H	ICPL-263L/0 <mark>63</mark> L	332
ANODE 1 1		8 Vcc
CATHODE 1 2	+	7 V _{O1}
CATHODE 2 3		6 V _{O2}
ANODE 2 4	SHIELD	5 GND

	TH TABLE
LED	OUTPUT
ON	L
OFF	Н

Features

- Low power consumption
- 15 kV/µs minimum Common Mode Rejection (CMR) at V_{CM} = 50 V
- High speed: 15 MBd typical
- LVTTL/LVCMOS compatible
- Low input current capability:
 5 mA
- Guaranteed AC and DC performance over temperature: -40°C to +85°C
- Available in 8-pin DIP, SOIC-8
- Strobable output (single channel products only)
- Safety approvals; UL, CSA, VDE (pending)

Applications

- Isolated line receiver
- Computer-peripheral interfaces
- Microprocessor system interfaces
- Digital isolation for A/D, D/A conversion
- Switching power supply
- Instrument input/output isolation
- Ground loop elimination
- Pulse transformer replacement
- Field buses

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.





Agilent Technologies

Innovating the HP Way

These optocouplers are suitable for high speed logic interfacing, input/output buffering, as line receivers in environments that conventional line receivers cannot tolerate and are recommended for use in extremely high ground or induced noise environments.

These optocouplers are available in an 8-pin DIP and industry standard SO-8 package. The part numbers are as follows:

8-pin DIP	SO-8 Package
HCPL-260L	HCPL-060L
HCPL-263L	HCPL-063L


Ordering Information

Specify Part Number followed by Option Number (if desired).


Example: HCPL-260L #XXX 060 = VDE 0884 V_{IORM} = 630 Vpeak Option 500 = Tape and Reel Packaging Option

Option data sheets available. Contact Agilent sales representative or authorized distributor for information.


Schematic



USE OF A 0.1 µF BYPASS CAPACITOR CONNECTED BETWEEN PINS 5 AND 8 IS RECOMMENDED (SEE NOTE 5).




Package Outline Drawings 8-Pin DIP Package




Page 106

Small Outline SO-8 Package



Solder Reflow Temperature Profile (Surface Mount Option Parts)



NOTE: USE OF NON-CHLORINE ACTIVATED FLUXES IS HIGHLY RECOMMENDED.

Regulatory Information

The HCPL-260L/060L/263L/063L are pending by the following organizations:

UL

Approval (pending) under UL 1577, Component Recognition Program, File E55361.

CSA

Approval (pending) under CSA Component Acceptance Notice #5, File CA 88324.

VDE

Approval (pending) according to VDE 0884/06.92.

Insulation and Safety Related Specifications

Parameter	Symbol	8-Pin DIP (300 Mil) Value	SO-8 Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L (101)	7.1	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L (102)	7.4	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Minimum Internal Tracking (Internal Creepage)		NA	NA	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

VDE 0884 Insulation Related Characteristics

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage \leq 300 V rms		I-IV	
for rated mains voltage ≤ 450 V rms		1-111	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V _{IORM}	630	V _{peak}
Input to Output Test Voltage, Method b*			
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec,	V_{PR}	1181	V_{peak}
Partial Discharge < 5 pC			•
Input to Output Test Voltage, Method a*			
V_{IORM} x 1.5 = V_{PR} , Type and Sample Test,	V_{PR}	945	V_{peak}
$t_m = 60$ sec, Partial Discharge < 5 pC			
Highest Allowable Overvoltage*	V _{IOTM}	6000	V _{peak}
(Transient Overvoltage, t _{ini} = 10 sec)			·
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Figure 16, Thermal Derating curve.)			
Case Temperature	T_S	175	°C
Input Current	I _{S,INPUT}	230	mA
Output Power	Ps,output	600	mW
Insulation Resistance at T _S , V _{IO} = 500 V	R _S	≥ 10 ⁹	Ω

^{*}Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884), for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

Absolute Maximum Ratings (No Derating Required up to 85°C)

Parameter	Symbol	Package**	Min.	Max.	Units	Note
Storage Temperature	T _S		-55	125	°C	
Operating Temperature†	T _A		-40	85	°C	
Average Forward Input Current	IF	Single 8-Pin DIP Single SO-8		20	mA	2
		Dual 8-Pin DIP Dual SO-8		15		1, 3
Reverse Input Voltage	V _R	8-Pin DIP, SO-8		5	V	1
				3		
Input Power Dissipation	P _I			40	mW	
Supply Voltage (1 Minute Maximum)	V _{CC}			7	V	
Enable Input Voltage (Not to Exceed V_{CC} by more than 500 mV)	VE	Single 8-Pin DIP Single SO-8		V _{CC} + 0.5	V	
Enable Input Current	Ι _Ε			5	mA	
Output Collector Current	I ₀			50	mA	1
Output Collector Voltage	V ₀			7	V	1
Output Collector Power Dissipation	P ₀	Single 8-Pin DIP Single SO-8		85	mW	
		Dual 8-Pin DIP Dual SO-8		60		1, 4
Lead Solder Temperature (Through Hole Parts Only)	T _{LS}	8-Pin DIP		260°C for 10 sec., 1.6 mm below seating plane 260°C for 10 sec., up to seating plane		
Solder Reflow Temperature Profile (Surface Mount Parts Only)		SO-8	See Pac section	kage Outline I	Drawings	

 $[\]ensuremath{^{**}}\xspace Ratings$ apply to all devices except otherwise noted in the Package column.

Recommended Operating Conditions

		. Units
* 0	250	μΑ
·** 5	15	mA
c 2.7	3.3	V
L 0	0.8	V
н 2.0	V _{CC}	V
_40	85	°C
	5	TTL Loads
330	4 k	Ω
	1** 5 C 2.7 L 0 H 2.0	1x* 5 15 C 2.7 3.3 L 0 0.8 H 2.0 V _{CC} -40 85

^{*}The off condition can also be guaranteed by ensuring that $V_{FL} \le 0.8$ volts.
**The initial switching threshold is 5 mA or less. It is recommended that 6.3 mA to 10 mA be used for best performance and to permit at least a 20% LED degradation guardband.

Electrical Specifications

Over Recommended Temperature ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$) unless otherwise specified. All Typicals at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}\text{C}$. All enable test conditions apply to single channel products only. See Note 5.

Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current	I _{OH} *		4.5	50	μΑ	$V_{CC} = 3.3 \text{ V}, V_E = 2.0 \text{ V}, V_0 = 3.3 \text{ V}, I_F = 250 \mu\text{A}$	1	1, 15
Input Threshold Current	I _{TH}		3.0	5.0	mA	$V_{CC} = 3.3 \text{ V}, V_{E} = 2.0 \text{ V}, V_{O} = 0.6 \text{ V}, I_{OL} \text{ (Sinking)} = 13 \text{ mA}$	2	15
Low Level Output Voltage	V _{0L} *		0.35	0.6	V	$V_{CC} = 3.3 \text{ V}, V_E = 2.0 \text{ V},$ $I_F = 5 \text{ mA},$ $I_{OL} \text{ (Sinking)} = 13 \text{ mA}$	3	15
High Level Supply Current	I _{CCH}		4.7	7.0	mA	$V_E = 0.5 \text{ V}$ $V_{CC} = 3.3 \text{ V}$ $I_F = 0 \text{ mA}$		
Low Level Supply Current	I _{CCL}		7.0	10.0	mA	$V_E = 0.5 \text{ V}$ $V_{CC} = 3.3 \text{ V}$ $I_F = 10 \text{ mA}$		
High Level Enable Current	I _{EH}		-0.5	-1.2	mA	$V_{CC} = 3.3 \text{ V}, V_E = 2.0 \text{ V}$		
Low Level Enable Current	I _{EL} *		-0.5	-1.2	mA	$V_{CC} = 3.3 \text{ V}, V_E = 0.5 \text{ V}$		
High Level Enable Voltage	V _{EH}	2.0			V			15
Low Level Enable Voltage	V _{EL}			0.8	V			
Input Forward Voltage	VF	1.4	1.5	1.75*	V	$T_A = 25^{\circ}C$ $I_F = 10 \text{ mA}$	5	1
Input Reverse Breakdown Voltage	BV _R *	5			V	Ι _R = 10 μΑ		1
Input Diode Temperature Coefficient	ΔV _F / ΔT _A		-1.6		mV°C	I _F = 10 mA		1
			-1.9					
Input Capacitance	C _{IN}		60		pF	f = 1 MHz, V _F = 0 V		1

^{*}The JEDEC Registration specifies 0° C to $+70^{\circ}$ C. Agilent specifies -40° C to $+85^{\circ}$ C.

Switching Specifications Over Recommended Temperature ($T_A = -40^{\circ}C$ to +85°C), $V_{CC} = 3.3$ V, $I_F = 7.5$ mA unless otherwise specified. All Typicals at $T_A = 25^{\circ}C$, $V_{CC} = 3.3$ V.

Parameter	Sym.	Package**	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	tpLH				90	ns	$T_A = 25$ °C $R_L = 350$ Ω $C_L = 15$ pF	6, 7, 8	1, 6, 15
Propagation Delay Time to Low Output Level	t _{PHL}				75	ns			1, 7, 15
Pulse Width Distortion	It _{PHL} – t _{PLH} I	8-Pin DIP SO-8			25	ns	-	8	9, 15
Propagation Delay Skew	tpsk				40	ns			8, 9, 15
Output Rise Time (10-90%)	t _r			45		ns			1, 15
Output Fall Time (90-10%)	t _f			20		ns			1, 15
Propagation Delay Time of Enable from V _{EH} tp V _{EL}	telh			45		ns	$R_L = 350 \ \Omega, \\ C_L = 15 \ pF, \\ V_{EL} = 0 \ V, \ V_{EH} = 3 \ V$	9	10
Propagation Delay Time of Enable from V _{EL} to V _{EH}	t _{EHL}			30		ns			11

^{*}JEDEC registered data for the 6N137.
**Ratings apply to all devices except otherwise noted in the Package column.

Parameter	Sym.	Device	Min.	Тур.	Units	Test Conditions		Fig.	Note
Logic High Common Mode	ICM _H I	HCPL-263L HCPL-063L	15,000	25,000	V/µs	V _{CM} = 10 V	$V_{CC} = 3.3 \text{ V, } I_F = 0 \text{ mA,} \ V_{O(MIN)} = 2 \text{ V,} \ R_L = 350 \ \Omega, T_A = 25^{\circ}\text{C}$	11	12, 14, 15
Transient Immunity		HCPL-260L HCPL-060L	15,000	25,000		IV _{CM} = 50 V			
Logic Low Common Mode	ICMLI	HCPL-263L HCPL-063L	15,000	25,000	V/µs	V _{CM} = 10 V	$V_{CC} = 3.3 \text{ V, } I_F = 7.5 \text{ mA,}$ $V_{O(MAX)} = 0.8 \text{ V,}$ $R_L = 350 \Omega, T_A = 25^{\circ}\text{C}$	11	13, 14, 15
Transient Immunity		HCPL-260L HCPL-060L	15,00	25,000		IV _{CM} I = 50 V			

Package Characteristics

All Typicals at $T_A = 25^{\circ}C$.

Parameter	Sym.	Package	Min.	Тур.	Max	Units	Test Conditions	Fig.	Note
Input-Output Insulation	11-0*	Single 8-Pin DIP Single SO-8			1	μА	45% RH, t = 5 s, V _{I-0} = 3 kV DC, T _A = 25°C		16, 17
Input-Output Momentary Withstand Voltage**	V _{ISO}	8-Pin DIP, SO-8	2500			V rms	RH \leq 50%, t = 1 min, T _A = 25°C	16, 17	
Input-Output Resistance	R _{I-0}	8-Pin, SO-8		10 ¹²		Ω	V _{I-0} =500 V dc		1, 16, 19
Input-Output Capacitance	C _{I-0}	8-Pin DIP, SO-8		0.6		pF	f = 1 MHz, T _A = 25°C		1, 16, 19
Input-Input Insulation Leakage Current	I _{I-I}	Dual Channel		0.005		μА	$RH \le 45\%$, $t = 5$ s, $V_{I-I} = 500 \text{ V}$		20
Resistance (Input-Input)	R _{I-I}	Dual Channel		10 ¹¹		Ω			20
Capacitance (Input-Input)	C _{I-I}	Dual 8-Pin Dip		0.03		pG	f = 1 MHz		20
•		Dual SO-8		0.25					

^{*}The JEDEC Registration specifies 0°C to +70°C. Agilent specifies -40°C to +85°C.

Notes:

- 1. Each channel.
- Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does not exceed 20 mA.
- 3. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does not exceed 15 mA.
- 4. Derate linearly above +80°C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package.
- 5. Bypassing of the power supply line is required, with a 0.1 μF ceramic disc capacitor adjacent to each optocoupler as illustrated in Figure 11. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20 mm.
- 6. The t_{PLH} propagation delay is measured from the 3.75 mÅ point on the falling edge of the input pulse to the 1.5 V point on the rising edge of the output pulse.
- 7. The t_{PHL} propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling edge of the output pulse.
- 8. tpsk is equal to the worst case difference in tphL and/or tpLH that will be seen between units at any given temperature and specified test conditions.
- 9. See test circuit for measurement details
- 10. The t_{ELH} enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point on the rising edge of the output pulse.
- 11. The telh enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on the falling edge of the output pulse.
- 12. CM_H is the maximum tolerable rate of rise on the common mode voltage to assure that the output will remain in a high logic state (i.e., $V_0 > 2.0 \text{ V}$).
- 13. CM_L is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i.e., $V_0 < 0.8 \text{ V}$).
- 14. For sinusoidal voltages, $(IdV_{CM} I / dt)_{max} = \pi f_{CM} V_{CM} (p-p)$.
- 15. No external pull up is required for a high logic state on the enable input. If the V_E pin is not used, tying V_E to V_{CC} will result in improved CMR performance. For single channel products only. See application information provided.
- 16. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- 17. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 3000 V rms for one second (leakage detection current limit, I_{I-0} ≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method b) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
- 18. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 V rms for one second (leakage detection current limit, I₁₋₀ ≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method b) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
- 19. Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together. For dual channel products only.
- 20. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual channel products only.

^{**}The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable), your equipment level safety specification or Agilent Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."




Figure 1. Typical high level output current vs. temperature.




Figure 2. Typical input threshold current vs. temperature.




Figure 3. Typical low level output voltage vs. temperature.




Figure 4. Typical low level output current vs. temperature.




Figure 5. Typical input diode forward characteristic.





Figure 6. Test circuit for $t_{\mbox{\scriptsize PHL}}$ and $t_{\mbox{\scriptsize PLH}}.$






Figure 7. Typical propagation delay vs. temperature.

Figure 8. Typical pulse width distortion vs. temperature.




Figure 9. Test circuit for $t_{\mbox{\footnotesize EHL}}$ and $t_{\mbox{\footnotesize ELH}}.$




Figure 10. Test circuit for common mode transient immunity and typical waveforms.





Figure 11. Recommended printed circuit board layout.



*DIODE D1 (1N916 OR EQUIVALENT) IS NOT REQUIRED FOR UNITS WITH OPEN COLLECTOR OUTPUT.




Figure 12. Recommended LVTTL interface circuit.


Application Information Common-Mode Rejection for HCPL-260L Families:

Figure 13 shows the recommended drive circuit for optimal common-mode rejection performance. Two main points to note are:

- 1. The enable pin is tied to $V_{\rm CC}$ rather than floating (this applies to single-channel parts only).
- 2. Two LED-current setting resistors are used instead of one. This is to balance I_{LED} variation during commonmode transients.

If the enable pin is left floating, it is possible for common-mode transients to couple to the enable pin, resulting in common-mode failure. This failure mechanism only occurs when the LED is on and the output is in the Low State. It is identified as occurring when the transient output voltage rises above 0.8 V. Therefore, the enable pin should be connected to either V_{CC} or logic-level high for best common-mode performance with the output low (CMR_L). This failure mechanism is only present in single-channel parts which have the enable function.

Also, common-mode transients can capacitively couple from the LED anode (or cathode) to the output-side ground causing current to be shunted away from the LED (which can be bad if the LED is on) or conversely cause current to be injected into the LED (bad if the LED is meant to be off). Figure 14 shows the parasitic capacitances which exists between LED anode/cathode and output ground $(C_{LA} \text{ and } C_{LC})$. Also shown in Figure 14 on the input side is an AC-equivalent circuit.



* HIGHER CMR MAY BE OBTAINABLE BY CONNECTING PINS 1, 4 TO INPUT GROUND (GND1).

Figure 13. Recommended drive circuit for High-CMR.




Figure 14. AC equivalent circuit.

For transients occurring when the LED is on, common-mode rejection (CMR_L, since the output is in the "low" state) depends upon the amount of LED current drive (I_F). For conditions where I_F is close to the switching threshold (I_{TH}), CMR_L also depends on the extent which I_{LP} and I_{LN} balance each other. In other words, any condition where common-mode transients cause a momentary decrease in I_F will cause common-mode failure for transients which are fast enough.

Likewise for common-mode transients which occur when the LED is off (i.e. $\mathrm{CMR}_{\mathrm{H}}$, since the

output is "high"), if an imbalance between I_{LP} and I_{LN} results in a transient I_F equal to or greater than the switching threshold of the optocoupler, the transient "signal" may cause the output to spike below $2\ V$ (which constitutes a CMR_H failure).

By using the recommended circuit in Figure 13, good CMR can be achieved. The balanced $I_{\rm LED}$ -setting resistors help equalize $I_{\rm LP}$ and $I_{\rm LN}$ to reduce the amount by which $I_{\rm LED}$ is modulated from transient coupling through $C_{\rm LA}$ and $C_{\rm LC}$

CMR with Other Drive Circuits

CMR performance with drive circuits other than that shown in Figure 13 may be enhanced by following these guidelines:

- Use of drive circuits where current is shunted from the LED in the LED "off" state (as shown in Figures 15 and 16). This is beneficial for good CMR_H.
- 2. Use of $I_{\rm FH}$ > 3.5 mA. This is good for high CMR_L.

Figure 15 shows a circuit which can be used with any totem-pole-output TTL/LSTTL/HCMOS logic gate. The buffer PNP transistor allows the circuit to be used with logic devices which have low current-sinking capability. It also helps maintain the driving-gate power-supply current at a constant level to minimize ground shifting for other devices connected to the input-supply ground.

When using an open-collector TTL or open-drain CMOS logic gate, the circuit in Figure 16 may be used. When using a CMOS gate to drive the optocoupler, the circuit shown in Figure 17 may be used. The diode in parallel with the $R_{\rm LED}$ speeds the turn-off of the optocoupler LED.




Figure 15. TTL interface circuit.




Figure 16. TTL open-collector/open drain gate drive circuit.




Figure 17. CMOS gate drive circuit.

www.semiconductor.agilent.com
Data subject to change.
Copyright © 2000 Agilent Technologies
5980-2523EN (11/00)

