

CMOS Asynchronous Serial Manchester Adapter (ASMA)

March 1997

Features

- Low Bit Error Rate
- Data Rate1MBit/s
- Sync Identification and Lock-In
- Clock Recovery
- Manchester II Encoder, Decoder
- Separate Encode and Decode
- Low Operating Power 50mW at 5V
- Single Power Supply
- 24 Lead Package

Ordering Information

| PACKAGE | TEMP. RANGE | PART NUMBER | PKG. NO. |
|---------|----------------|-------------|----------|
| PDIP | -40°C to +85°C | HD3-6408-9 | E24.6 |
| CERDIP | -40°C to +85°C | HD1-6408-9 | E24.6 |


Description

The HD-6408 is a CMOS/LSI Manchester Encoder/Decoder for creating a very high speed asynchronous serial data bus. The Encoder converts serial NRZ data (typically from a shift register) to Manchester II encoded data, adding a sync pulse and parity bit. The Decoder recognizes this sync pulse and identifies it as a Command Sync or a Data Sync. The data is then decoded and shifted out in NRZ code (typically into a shift register). Finally, the parity bit is checked. If there were no Manchester or parity errors the Decoder responds with a valid word signal. The Decoder puts the Manchester code to full use to provide clock recovery and excellent noise immunity at these very high speeds.

The HD-6408 can be used in many commercial applications such as security systems, environmental control systems, serial data links and many others. It utilizes a single 12 x clock and achieves data rates of up to one million bits per second with a very minimum overhead of only 4 bits out of 20, leaving 16 bits for data.



Pinout

HD-6408 (DIP)
TOP VIEW



HD-6408

Block Diagrams



HD-6408

Pin Description

| PIN | TYPE | SYMBOL | SECTION | DESCRIPTION |
|-----|------|-------------------------|---------|--|
| 1 | O | VW | Decoder | Output high indicates receipt of a VALID WORD. |
| 2 | O | ESC | Encoder | ENCODER SHIFT CLOCK is an output for shifting data into the Encoder. The Encoder samples SDI on the low-to-high transition of ESC. |
| 3 | O | TD | Decoder | TAKE DATA output is high during receipt of data after identification of a sync pulse and two valid Manchester data bits. |
| 4 | O | SDO | Decoder | SERIAL DATA OUT delivers received data in correct NRZ format. |
| 5 | I | DC | Decoder | DECODER CLOCK input drives the transition finder, and the synchronizer which in turn supplies the clock to the balance of the Decoder. Input a frequency equal to 12X the data rate. |
| 6 | I | BZI | Decoder | A high input should be applied to BIPOLAR ZERO IN when the bus is in its negative state. This pin must be held high when the Unipolar input is used. |
| 7 | I | BOI | Decoder | A high input should be applied to BIPOLAR ONE IN when the bus is in its positive state, this pin must be held low when the Unipolar input is used. |
| 8 | I | UDI | Decoder | With pin 6 high and pin 7 low, this pin enters UNIPOLAR DATA IN to the transition finder circuit. If not used this input must be held low. |
| 9 | O | DSC | Decoder | DECODER SHIFT CLOCK output delivers a frequency (DECODER CLOCK ÷ 12), synchronized by the recovered serial data stream. |
| 10 | O | CDS | Decoder | COMMAND/DATA SYNC output high occurs during output of decoded data which was preceded by a Command synchronizing character. A low output indicates a Data synchronizing character. |
| 11 | I | DR | Decoder | A high input to DECODER RESET during a rising edge of DECODER SHIFT CLOCK resets the decoder bit counting logic to a condition ready for a new word. |
| 12 | I | GND | Both | GROUND supply pin. |
| 13 | I | MR | Both | A high on MASTER RESET clears the 2:1 counters in both the encoder and decoder and the ÷ 6 counter. |
| 14 | O | DBS | Encoder | DIVIDE BY SIX is an output from 6:1 divider which is driven by the ENCODER CLOCK. |
| 15 | O | $\overline{\text{BZO}}$ | Encoder | BIPOLAR ZERO OUT is a active low output designed to drive the zero or negative sense of a bipolar line driver. |
| 16 | I | $\overline{\text{OI}}$ | Encoder | A low on $\overline{\text{OUTPUT INHIBIT}}$ forces pin 15 and 17 high, their inactive states. |
| 17 | O | $\overline{\text{BOO}}$ | Encoder | BIPOLAR ONE OUT is an active low output designed to drive the one or positive sense of a bipolar line driver. |
| 18 | I | SDI | Encoder | SERIAL DATA IN accepts a serial data stream at a data rate equal to ENCODER SHIFT CLOCK. |
| 19 | I | EE | Encoder | A high on ENCODER ENABLE initiates the encode cycle. (Subject to the preceding cycle being completed). |
| 20 | I | SS | Encoder | SYNC SELECT actuates a Command sync for an input high and data sync for an input low. |
| 21 | O | SD | Encoder | SEND DATA is an active high output which enables the external source of serial data. |
| 22 | I | SCI | Encoder | SEND CLOCK IN is 2X the Encoder data rate. |
| 23 | I | EC | Encoder | ENCODER CLOCK is the input to the 6:1 divider. |
| 24 | I | V _{CC} | Both | V _{CC} is the +5V power supply pin. A 0.1µF decoupling capacitor from V _{CC} (pin 24) to GND (pin 12) is recommended. |

HD-6408


Encoder Operation

The Encoder requires a single clock with a frequency of twice the desired data rate applied at the SClOCK input. An auxiliary divide by six counter is provided on chip which can be utilized to produce the SClOCK by dividing the DClock.

The Encoder's cycle begins when EE is high during a falling edge of ESC (1). This cycle lasts for one word length or twenty ESC periods. At the next low-to-high transition of the ESC, a high at SS input actuates a Command sync or a low will produce a Data sync for that word (2). When the Encoder is ready to accept data, the SD output will go high and remain high for sixteen ESC periods (3) - (4).

During these sixteen periods the data should be clocked into the SD Input with every high-to-low transition of the ESC (3) - (4). After the sync and Manchester II encoded data are transmitted through the BOO and BZO outputs, the Encoder adds on an additional bit which is the (odd) parity for that word (5). If ENCODER ENABLE is held high continuously, consecutive words will be encoded without an interframe gap. ENCODER ENABLE must go low by time (5) as shown to prevent a consecutive word from being encoded. At any time a low on OI will force both bipolar outputs to a high state but will not affect the Encoder in any other way.

To Abort the Encoder transmission a positive pulse must be applied at MR. Any time after or during this pulse, a low-to-high transition on SCI clears the internal counters and initializes the Encoder for a new word.



HD-6408

Decoder Operation


The Decoder requires a single clock with a frequency of 12 times the desired data rate applied at the DClock input. The Manchester II coded data can be presented to the Decoder in one of two ways. The BOI and BZI inputs will accept data from a differential output comparator. The UDI input can only accept noninverted Manchester II coded data (e.g. from $\overline{\text{BOO}}$ of an Encoder through an inverter to UDI).

The Decoder is free running and continuously monitors its data input lines for a valid sync character and two valid Manchester data bits to start an output cycle. When a valid sync is recognized (1), the type of sync is indicated by the CDS output. If the sync character was a command, this output will go high (2) and remain high for sixteen DSC periods (3), otherwise it will remain low. The TD output will go high and remain high (2) - (3) while the Decoder is transmitting the decoded data through SDO.

The decoded data available at SDO is in a NRZ format. The DSC is provided so that the decoded bits can be shifted into an external register on every low-to-high transition of this clock (2) - (3). Note that DECODER SHIFT CLOCK may adjust its phase up until the time that TAKE DATA goes high.

After all sixteen decoded bits have been transmitted (3) the data is checked for odd parity. A high on VW output (4) indicates a successful reception of a word without any Manchester or parity errors. At this time the Decoder is looking for a new sync character to start another output sequence. VALID WORD will go low approximately 20 DECODER SHIFT CLOCK periods after it goes high if not reset low sooner by a valid sync and two valid Manchester bits as shown (1).

At any time in the above sequence a high input on DR during a low-to-high transition of DSC will abort transmission and initialize the Decoder to start looking for a new sync character.



HD-6408

Absolute Maximum Ratings

| | |
|----------------------------------|------------------------------|
| Supply Voltage | +7.0V |
| Input, Output or I/O Voltage | GND -0.3V to $V_{CC} + 0.3V$ |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | +175°C |
| Lead Temperature (Soldering 10s) | +300°C |
| ESD Classification | Class 1 |

Thermal Information

| | | |
|------------------------------|---------------|---------------|
| Thermal Resistance (Typical) | θ_{JA} | θ_{JC} |
| CERDIP Package | 50°C/W | 11°C/W |
| PDIP Package | 60°C/W | N/A |
| Gate Count | 456 Gates | |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

| | | | |
|-------------------------|----------------|-----------------------------|----------------|
| Operating Voltage Range | +4.5V to +5.5V | Operating Temperature Range | -40°C to +85°C |
| | | HD-6408-9 | |

DC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$, $T_A = -40^\circ C$ to $+85^\circ C$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
|------------|-----------------------------------|----------------|--------------|------|---------|--|
| V_{IH} | Logical "1" Input Voltage | 70% V_{CC} | - | - | V | |
| V_{IL} | Logical "0" Input Voltage | - | 20% V_{CC} | - | V | |
| V_{IHC} | Logical "1" Input Voltage (Clock) | $V_{CC} - 0.5$ | - | - | V | |
| V_{ILC} | Logical "0" Input Voltage (Clock) | - | GND +0.5 | - | V | |
| I_I | Input Leakage | -1.0 | - | +1.0 | μA | $V_{IN} = V_{CC}$ or GND, DIP Pins 5-8, 11, 13, 16, 18, 19, 20, 22, 23 |
| V_{OH} | Logical "1" Output Voltage | 2.4 | - | - | V | $I_{OH} = -3mA$ |
| V_{OL} | Logical "0" Output Voltage | - | - | 0.4 | V | $I_{OL} = 1.8mA$ |
| I_{CCSB} | Supply Current Standby | - | 0.5 | 2 | mA | $V_{IN} = V_{CC} = 5.5V$ Outputs Open |
| I_{CCOP} | Supply Current Operating (Note 1) | - | 8.0 | 10.0 | mA | $V_{CC} = 5.5V$, $f = 15MHz$ |

NOTE:

1. Guaranteed but not 100% tested.

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$, $T_A = -40^\circ C$ to $+85^\circ C$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
|-----------------------|--------------------------|-----|-----|-----|-------|-----------------|
| ENCODER TIMING | | | | | | |
| (1) F_{EC} | Encoder Clock Frequency | 0 | - | 12 | MHz | $C_L = 50pF$ |
| (2) F_{ESC} | Send Clock Frequency | 0 | - | 2.0 | MHz | $C_L = 50pF$ |
| (3) T_{ECR} | Encoder Clock Rise Time | - | - | 8 | ns | $C_L = 50pF$ |
| (4) T_{ECF} | Encoder Clock Fall Time | - | - | 8 | ns | $C_L = 50pF$ |
| (5) F_{ED} | Data Rate | 0 | - | 1.0 | MHz | $C_L = 50pF$ |
| (6) T_{MR} | Master Reset Pulse Width | 150 | - | - | ns | $C_L = 50pF$ |
| (7) T_{E1} | Shift Clock Delay | - | - | 125 | ns | $C_L = 50pF$ |
| (8) T_{E2} | Serial Data Setup | 75 | - | - | ns | $C_L = 50pF$ |
| (9) T_{E3} | Serial Data Hold | 75 | - | - | ns | $C_L = 50pF$ |
| (10) T_{E4} | Enable Setup | 90 | - | - | ns | $C_L = 50pF$ |
| (11) T_{E5} | Enable Pulse Width | 100 | - | - | ns | $C_L = 50pF$ |

HD-6408

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$, $T_A = -40^\circ C$ to $+85^\circ C$ (Continued)

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
|----------------|----------------------------|---------------|------------|---------------|-------|----------------------|
| (12) T_{E6} | Sync Setup | 55 | - | - | ns | $C_L = 50pF$ |
| (13) T_{E7} | Sync Pulse Width | 150 | - | - | ns | $C_L = 50pF$ |
| (14) T_{E8} | Send Data Delay | 0 | - | 50 | ns | $C_L = 50pF$ |
| (15) T_{E9} | Bipolar Output Delay | - | - | 130 | ns | $C_L = 50pF$ |
| (16) T_{E10} | Enable Hold | 10 | - | - | ns | $C_L = 50pF$ |
| (17) T_{E11} | Sync Hold | 95 | - | - | ns | $C_L = 50pF$ |
| DECODER TIMING | | | | | | |
| (18) F_{DC} | Decoder Clock Frequency | 0 | - | 12 | MHz | $C_L = 50pF$ |
| (19) T_{DCR} | Decoder Clock Rise Time | - | - | 8 | ns | $C_L = 50pF$ |
| (20) T_{DCF} | Decoder Clock Fall Time | - | - | 8 | ns | $C_L = 50pF$ |
| (21) F_{DD} | Data Rate | 0 | - | 1.0 | MHz | $C_L = 50pF$ |
| (22) T_{DR} | Decoder Reset Pulse Width | 150 | - | - | ns | $C_L = 50pF$ |
| (23) T_{DRS} | Decoder Reset Setup Time | 75 | - | - | ns | $C_L = 50pF$ |
| (24) T_{DRH} | Decoder Reset Hold Time | 10 | - | - | ns | $C_L = 50pF$ |
| (25) T_{MR} | Master Reset Pulse Width | 150 | - | - | ns | $C_L = 50pF$ |
| (26) T_{D1} | Bipolar Data Pulse Width | $T_{DC} + 10$ | - | - | ns | Note 1, $C_L = 50pF$ |
| (27) T_{D2} | Sync Transition Span | - | $18T_{DC}$ | - | ns | Note 1, $C_L = 50pF$ |
| (28) T_{D3} | One Zero Overlap | - | - | $T_{DC} - 10$ | ns | Note 1, $C_L = 50pF$ |
| (29) T_{D4} | Short Data Transition Span | - | $6T_{DC}$ | - | ns | Note 1, $C_L = 50pF$ |
| (30) T_{D5} | Long Data Transition Span | - | $12T_{DC}$ | - | ns | Note 1, $C_L = 50pF$ |
| (31) T_{D6} | Sync Delay (ON) | -20 | - | 110 | ns | $C_L = 50pF$ |
| (32) T_{D7} | Take Data Delay (ON) | 0 | - | 110 | ns | $C_L = 50pF$ |
| (33) T_{D8} | Serial Data Out Delay | - | - | 80 | ns | $C_L = 50pF$ |
| (34) T_{D9} | Sync Delay (OFF) | 0 | - | 110 | ns | $C_L = 50pF$ |
| (35) T_{D10} | Take Data Delay (OFF) | 0 | - | 110 | ns | $C_L = 50pF$ |
| (36) T_{D11} | Valid Word Delay | 0 | - | 110 | ns | $C_L = 50pF$ |

NOTE:


- T_{DC} = Decoder Clock Period = $1/F_{DC}$. (These parameters are guaranteed but not 100% tested).

Capacitance $T_A = +25^\circ C$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
|----------|--------------------|-----|-----|-----|-------|--|
| C_{IN} | Input Capacitance | - | 15 | - | pF | FREQ = 1MHz, all measurements are referenced to device GND |
| C_O | Output Capacitance | - | 15 | - | pF | |


HD-6408

AC Testing Input, Output Waveform



NOTE: AC Testing: All input signals must switch between V_{IL} and V_{IH} . Input rise and fall times are driven at 1ns per volt.


Encoder Timing




HD-6408

Decoder Timing

NOTE: UI = 0, FOR NEXT DIAGRAMS




NOTE: BOI = 0, BZI = 1 FOR NEXT DIAGRAMS




HD-6408

Decoder Timing (Continued)



HD-6408

Decoder Timing (Continued)



(34) T_{D11}

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.