
### INTEGRATED CIRCUITS











## HEF4011UB gates

#### DESCRIPTION


The HEF4011UB is a quadruple 2-input NAND gate. This unbuffered single stage version provides a direct implementation of the NAND function. The output impedance and output transition time depends on the input voltage and input rise and fall times applied.





#### FAMILY DATA, $I_{\text{DD}}$ LIMITS category GATES

See Family Specifications for  $V_{\mbox{\scriptsize IH}}/V_{\mbox{\scriptsize IL}}$  unbuffered stages



HEF4011UBP(N):	14-lead DIL; plastic			
	(SOT27-1)			
HEF4011UBD(F):	14-lead DIL; ceramic (cerdip)			
	(SOT73)			
HEF4011UBT(D):	14-lead SO; plastic			
	(SOT108-1)			
(): Package Designator North America				

(): Package Designator North America

# HEF4011UB gates


#### AC CHARACTERISTICS

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns


	V <sub>DD</sub> V	SYMBOL	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays						
$I_n \rightarrow O_n$	5		60	120	ns	25 ns + (0,70 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>	25	50	ns	12 ns + (0,27 ns/pF) C <sub>L</sub>
	15		20	40	ns	10 ns + (0,20 ns/pF) C <sub>L</sub>
	5		35	70	ns	8 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>	20	40	ns	9 ns + (0,23 ns/pF) C <sub>L</sub>
	15		17	35	ns	9 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition	5		75	150	ns	15 ns + (1,20 ns/pF) C <sub>L</sub>
times	10	t <sub>THL</sub>	30	60	ns	6 ns + (0,48 ns/pF) C <sub>L</sub>
HIGH to LOW	15		20	40	ns	4 ns + (0,32 ns/pF) C <sub>L</sub>
	5		60	110	ns	10 ns + (1,00 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>TLH</sub>	30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15		20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
Input capacitance		C <sub>IN</sub>		10	pF	

	V <sub>DD</sub> V	TYPICAL FORMULA FOR P ( $\mu$ W)	
Dynamic power	5	500 f <sub>i</sub> + $\Sigma$ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	where
dissipation per	10	5 000 f <sub>i</sub> + $\Sigma$ (f <sub>o</sub> C <sub>L</sub> ) $ imes$ V <sub>DD</sub> <sup>2</sup>	f <sub>i</sub> = input freq. (MHz)
package (P)	15	25 000 f <sub>i</sub> + $\Sigma$ (f <sub>o</sub> C <sub>L</sub> ) $\times$ V <sub>DD</sub> <sup>2</sup>	f <sub>o</sub> = output freq. (MHz)
			$C_L$ = load capacitance (pF)
			$\Sigma$ (f <sub>o</sub> C <sub>L</sub> ) = sum of outputs
			V <sub>DD</sub> = supply voltage (V)

## HEF4011UB gates



# HEF4011UB gates







Fig.8 Typical forward transconductance  $g_{fs}$  as a function of the supply voltage at  $T_{amb}$  = 25 °C.

## HEF4011UB gates


#### **APPLICATION INFORMATION**


Some examples of applications for the HEF4011UB are shown below.


Because of the fact that this circuit is unbuffered, it is suitable for use in (partly) analogue circuits.



# HEF4011UB gates







#### NOTES

If a gate is just used as an amplifying inverter, there are two possibilities:

- Connecting the inputs together gives simpler wiring, but makes the device output not completely symmetrical.
- Connecting one input to V<sub>DD</sub> will give the device a symmetrical output.

# HEF4011UB gates

