

## INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## HEF4017B MSI 5-stage Johnson counter

Product specification  
File under Integrated Circuits, IC04

January 1995

**5-stage Johnson counter****HEF4017B  
MSI****DESCRIPTION**

The HEF4017B is a 5-stage Johnson decade counter with ten spike-free decoded active HIGH outputs ( $O_0$  to  $O_9$ ), an active LOW output from the most significant flip-flop ( $\bar{O}_{5-9}$ ), active HIGH and active LOW clock inputs ( $CP_0$ ,  $CP_1$ ) and an overriding asynchronous master reset input (MR).

The counter is advanced by either a LOW to HIGH transition at  $CP_0$  while  $CP_1$  is LOW or a HIGH to LOW transition at  $CP_1$  while  $CP_0$  is HIGH (see also function table).

When cascading counters, the  $\bar{O}_{5-9}$  output, which is LOW while the counter is in states 5, 6, 7, 8 and 9, can be used to drive the  $CP_0$  input of the next counter.

A HIGH on MR resets the counter to zero ( $O_0 = \bar{O}_{5-9} = \text{HIGH}$ ;  $O_1$  to  $O_9 = \text{LOW}$ ) independent of the clock inputs ( $CP_0$ ,  $CP_1$ ).

Automatic code correction of the counter is provided by an internal circuit: following any illegal code the counter returns to a proper counting mode within 11 clock pulses.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

**PINNING**

$CP_0$	clock input (LOW to HIGH triggered)
$\bar{CP}_1$	clock input (HIGH to LOW triggered)
MR	master reset input
$O_0$ to $O_9$	decoded outputs
$\bar{O}_{5-9}$	carry output (active LOW)

**FAMILY DATA,  $I_{DD}$  LIMITS category MSI**

See Family Specifications

HEF4017BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4017BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4017BT(D): 16-lead SO; plastic (SOT109-1)

(): Package Designator North America

## 5-stage Johnson counter


HEF4017B  
MSI

Fig.3 Logic diagram.

## 5-stage Johnson counter

HEF4017B  
MSI

## FUNCTION TABLE

MR	CP <sub>0</sub>	CP <sub>1</sub>	OPERATION
H	X	X	O <sub>0</sub> = Ō <sub>5-9</sub> = H; O <sub>1</sub> to O <sub>9</sub> = L
L	H		Counter advances
L		L	Counter advances
L	L	X	No change
L	X	H	No change
L	H		No change
L		L	No change

## Notes

1. H = HIGH state (the more positive voltage)
2. L = LOW state (the less positive voltage)
3. X = state is immaterial
4.  = positive-going transition
5.  = negative-going transition

## AC CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; C<sub>L</sub> = 50 pF; input transition times ≤ 20 ns

	V <sub>DD</sub> V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays CP <sub>0</sub> , CP <sub>1</sub> → O <sub>0</sub> to O <sub>9</sub> HIGH to LOW	5	t <sub>PHL</sub>		140	280	ns
	10			55	110	ns
	15			40	80	ns
LOW to HIGH	5	t <sub>PLH</sub>		125	250	ns
	10			50	100	ns
	15			40	80	ns
CP <sub>0</sub> , CP <sub>1</sub> → Ō <sub>5-9</sub> HIGH to LOW	5	t <sub>PHL</sub>		145	290	ns
	10			55	110	ns
	15			40	80	ns
LOW to HIGH	5	t <sub>PLH</sub>		125	250	ns
	10			50	100	ns
	15			40	80	ns
MR → O <sub>1</sub> to O <sub>9</sub> HIGH to LOW	5	t <sub>PHL</sub>		115	230	ns
	10			50	100	ns
	15			35	70	ns
MR → Ō <sub>5-9</sub> LOW to HIGH	5	t <sub>PLH</sub>		110	220	ns
	10			45	90	ns
	15			35	70	ns
MR → O <sub>0</sub> LOW to HIGH	5	t <sub>PLH</sub>		130	260	ns
	10			55	105	ns
	15			40	75	ns

## 5-stage Johnson counter

HEF4017B  
MSI

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Output transition times HIGH to LOW	5	$t_{THL}$		60	120	ns
	10			30	60	ns
	15			20	40	ns
LOW to HIGH	5	$t_{TLH}$		60	120	ns
	10			30	60	ns
	15			20	40	ns

## AC CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	
Hold times $CP_0 \rightarrow \overline{CP}_1$	5	$t_{hold}$	90	45	ns	see also waveforms Figs 4 and 5
	10		40	20	ns	
	15		20	10	ns	
$\overline{CP}_1 \rightarrow CP_0$	5	$t_{hold}$	80	40	ns	
	10		40	20	ns	
	15		30	10	ns	
Minimum clock pulse width: $CP_0 = \text{LOW};$ $\overline{CP}_1 = \text{HIGH}$	5	$t_{WCPL} =$ $t_{WCPH}$	80	40	ns	see also waveforms Figs 4 and 5
	10		40	20	ns	
	15		30	15	ns	
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	50	25	ns	see also waveforms Figs 4 and 5
	10		30	15	ns	
	15		20	10	ns	
Recovery time for MR	5	$t_{RMR}$	60	30	ns	see also waveforms Figs 4 and 5
	10		30	15	ns	
	15		20	10	ns	
Maximum clock pulse frequency	5	$f_{max}$	6	12	MHz	see also waveforms Figs 4 and 5
	10		12	24	MHz	
	15		15	30	MHz	

	$V_{DD}$ V	TYPICAL FORMULA FOR P ( $\mu$ W)	
Dynamic power dissipation per package (P)	5 10 15	$500 f_i + \sum (f_o C_L) \times V_{DD}^2$ $2200 f_i + \sum (f_o C_L) \times V_{DD}^2$ $6000 f_i + \sum (f_o C_L) \times V_{DD}^2$	where $f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load cap. (pF) $\sum (f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)

## 5-stage Johnson counter



HEF4017B  
MSI

Fig.4 Waveforms showing hold times for CP<sub>0</sub> to CP<sub>1</sub> and CP<sub>1</sub> to CP<sub>0</sub>. Hold times are shown as positive values, but may be specified as negative values.



Conditions: CP<sub>1</sub> = LOW while CP<sub>0</sub> is triggered on a LOW to HIGH transition. t<sub>WCP</sub> and t<sub>RMR</sub> also apply when CP<sub>0</sub> = HIGH and CP<sub>1</sub> is triggered on a HIGH to LOW transition.

Fig.5 Waveforms showing recovery time for MR; minimum CP<sub>0</sub> and MR pulse widths.

## 5-stage Johnson counter


HEF4017B  
MSI

Fig.6 Timing diagram.

## 5-stage Johnson counter

HEF4017B  
MSI**APPLICATION INFORMATION**

Some examples of applications for the HEF4017B are:

- Decade counter with decimal decoding
- 1 out of n decoding counter (when cascaded)
- Sequential controller
- Timer.

Figure 7 shows a technique for extending the number of decoded output states for the HEF4017B. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).




Fig.7 Counter expansion.

**Note**

It is essential not to enable the counter on  $\overline{CP_1}$  when  $CP_0$  is HIGH, or on  $CP_0$  when  $\overline{CP_1}$  is LOW, as this would cause an extra count.