查询HFA1109供应商

intersil

捷多邦, 专业PCB打样工厂, 24小时加急出货 HFA1109

Video Operational Amplifier

March 1997

Features

- Wide 3dB Bandwidth (A_V = +2)..... 450MHz
- Very Fast Slew Rate (A_V = +2)...... 1100V/μs
- High Input Impedance 1.7MΩ
- Differential Gain/Phase 0.02%/0.02 Degrees

Applications

- Professional Video Processing
- Video Switchers and Routers
- Medical Imaging
- PC Multimedia Systems
- Video Distribution Amplifiers
- Flash Converter Drivers
- Radar/IF Processing

Description

The HFA1109 is a high speed, low power, current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process. This amplifier features a unique combination of power and performance specifically tailored for video applications.


450MHz, Low Power, Current Feedback

The HFA1109 is a standard pinout op amp. It is a higher performance, drop-in replacement (no feedback resistor change required) for the CLC409.

If a comparably performing op amp with an output disable function (useful for video multiplexing) is required, please refer to the HFA1149 data sheet.

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.		
HFA1109IP	-40 to 85	8 Ld PDIP	E8.3		
HFA1109IB (H1109)	-40 to 85	8 Ld SOIC	M8.15		
HFA11XXEVAL	DIP Evaluation Board for High Speed Op Amps				



CALITION: These devices are consitive to electrostatic discharge: follow proper IC Handling Procedure

Absolute Maximum Ratings

Voltage Between V+ and V
Differential Input Voltage
Output Current (Note 2) Short Circuit Protected
30mA Continuous
$60 \text{mA} \le 50\%$ Duty Cycle
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) 1400V
Charged Device Model (Per EOS/ESD DS5.3, 4/14/93) 2000V
Machine Model (Per EIAJ ED-4701Method C-111) 50V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (^o C/W)
PDIP Package	130
SOIC Package	
Maximum Junction Temperature (Die)	
Maximum Junction Temperature (Plastic Package)	150 ⁰ C
Maximum Storage Temperature Range65	5 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300 ⁰ C
(SOIC - Lead Tips Only)	

Operating Conditions

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

2. Output is short circuit protected to ground. Brief short circuits to ground will not degrade reliability, however continuous (100% duty cycle) output current must not exceed 30mA for maximum reliability.

Electrical Specifications $V_{SUPPLY} = \pm 5V$, $A_V = +2$, $R_F = 250\Omega$, $R_L = 100\Omega$, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. (^o C)	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS							
Input Offset Voltage		A	25	-	1	5	mV
		А	Full	-	2	8	mV
Average Input Offset Voltage Drift		В	Full	-	10	-	μV/ ^o C
Input Offset Voltage Common-Mode Rejection Ratio	$\Delta V_{CM} = \pm 2V$	A	25	47	50	-	dB
	$\Delta V_{CM} = \pm 2V$	А	Full	45	48	-	dB
Input Offset Voltage	$\Delta V_{PS} = \pm 1.25 V$	А	25	50	53	-	dB
Power Supply Rejection Ratio	$\Delta V_{PS} = \pm 1.25 V$	A	Full	47	51	-	dB
Non-Inverting Input Bias Current		A	25	-	4	10	μA
		А	Full	-	5	15	μA
Non-Inverting Input Bias Current Drift		В	Full	-	30	-	nA/ ^o C
Non-Inverting Input Bias Current	$\Delta V_{PS} = \pm 1.25 V$	A	25	-	0.5	1	μA/V
Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.25 V$	А	Full	-	0.5	3	μA/V
Inverting Input Bias Current		A	25	-	2	10	μA
		А	Full	-	3	15	μA
Inverting Input Bias Current Drift		В	Full	-	40	-	nA/ ^o C
Inverting Input Bias Current	$\Delta V_{CM} = \pm 2V$	A	25	-	3	6	μA/V
Common-Mode Sensitivity	$\Delta V_{CM} = \pm 2V$	A	Full	-	3	8	μA/V
Inverting Input Bias Current	$\Delta V_{PS} = \pm 1.25 V$	А	25	-	1.6	5	μA/V
Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.25 V$	A	Full	-	1.6	8	μA/V
Non-Inverting Input Resistance	$\Delta V_{CM} = \pm 2V$	A	25, 85	0.8	1.7	-	MΩ
	$\Delta V_{CM} = \pm 2V$	A	-40	0.5	1.4	-	MΩ
Inverting Input Resistance		В	25	-	60	-	Ω
Input Capacitance		В	25	-	1.6	-	pF

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. (^o C)	MIN	ТҮР	MAX	UNITS
Input Voltage Common Mode Range (Implied by V _{IO} CMRR, +R _{IN} , and -I _{BIAS} CMS tests)		A	Full	±2	±2.5	-	V
Input Noise Voltage Density (Note 4)	f = 100kHz	В	25	-	4	-	nV/√Hz
Non-Inverting Input Noise Current Density (Note 4)	f = 100kHz	В	25	-	2.4	-	pA/√Hz
Inverting Input Noise Current Density (Note 4)	f = 100kHz	В	25	-	40	-	pA/√Hz
TRANSFER CHARACTERISTICS	•	II		1			
Open Loop Transimpedance Gain (Note 4)		В	25	-	500	-	kΩ
Minimum Stable Gain		В	Full	-	1	-	V/V
AC CHARACTERISTICS	1	· · · · · · ·		1			
-3dB Bandwidth	A _V = -1, R _F = 200Ω	В	25	300	375	-	MHz
$(V_{OUT} = 0.2V_{P-P}, Note 4)$		В	Full	290	360	-	MHz
	$A_V = +1, +R_S = 550\Omega$ (PDIP),	В	25	280	330	-	MHz
	+R _S = 700Ω (SOIC)	В	Full	260	320	-	MHz
	A _V = +2	В	25	390	450	-	MHz
		В	Full	350	410	-	MHz
Gain Peaking	$A_V = +2, V_{OUT} = 0.2V_{P-P}$	В	25	-	0	0.2	dB
		В	Full	-	0	0.5	dB
Gain Flatness	To 125MHz	В	25	-1.0	-0.45	-	dB
$(A_V = +2, V_{OUT} = 0.2V_{P-P}, Note 4)$		В	Full	-1.1	-0.45	-	dB
	To 200MHz	В	25	-1.6	-0.75	-	dB
		В	Full	-1.7	-0.75	-	dB
	To 250MHz	В	25	-1.9	-0.85	-	dB
		В	Full	-2.2	-0.85	-	dB
Gain Flatness	To 125MHz	В	25	±0.3	±0.1	-	dB
(A _V = +1, +R _S = 550Ω (PDIP), +R _S = 700Ω (SOIC), V _{OUT} = 0.2V _{P-P} ,		В	Full	±0.4	±0.1	-	dB
Note 4)	To 200MHz	В	25	±0.8	±0.35	-	dB
		В	Full	±0.9	±0.35	-	dB
	To 250MHz	В	25	±1.3	±0.6	-	dB
		В	Full	±1.4	±0.6	-	dB
OUTPUT CHARACTERISTICS							
Output Voltage Swing, Unloaded (Note 4)	$A_V = -1, R_L = \infty$	A	25	±3	±3.2	-	V
· · · ·		A	Full	±2.8	±3	-	V
Output Current (Note 4)	$A_V = -1, R_L = 75\Omega$	A	25, 85	±33	±36	-	mA
、 <i>,</i>		A	-40	±30	±33	-	mA
Output Short Circuit Current	A _V = -1	В	25	-	120	-	mA
Closed Loop Output Resistance (Note 4)	DC, A _V = +1	В	25	-	0.05	-	Ω
Second Harmonic Distortion (V _{OUT} = 2V _{P-P} , Note 4)	20MHz	В	25	-	-55	-	dBc
(VOU) = 2VP-P, NOIG +)	60MHz	В	25	-	-57	-	dBc

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. (^o C)	MIN	ТҮР	МАХ	UNITS
Third Harmonic Distortion	20MHz	В	25	-	-68	-	dBc
$(V_{OUT} = 2V_{P-P}, Note 4)$	60MHz	В	25	-	-60	-	dBc
Reverse Isolation (S ₁₂)	30MHz	В	25	-	-65	-	dB
TRANSIENT CHARACTERISTICS							<u> </u>
Rise and Fall Times	V _{OUT} = 0.5V _{P-P}	В	25	-	1.1	1.3	ns
		В	Full	-	1.1	1.4	ns
Overshoot	V _{OUT} = 0.5V _{P-P}	В	25	-	0	2	%
		В	Full	-	0.5	5	%
Slew Rate	A _V = -1, R _F = 200Ω	В	25	2300	2600	-	V/µs
	$V_{OUT} = 5V_{P-P}$	В	Full	2200	2500	-	V/µs
	$\begin{array}{l} {A_V = +1,V_{OUT} = 4V_{P-P},} \\ {+R_S = 550\Omega \;(\text{PDIP}),} \\ {+R_S = 700\Omega \;(\text{SOIC})} \end{array}$	В	25	475	550	-	V/µs
		В	Full	430	500	-	V/µs
	$A_V = +2, V_{OUT} = 5V_{P-P}$	В	25	940	1100	-	V/µs
		В	Full	800	950	-	V/µs
Settling Time	To 0.1%	В	25	-	19	-	ns
(V _{OUT} = +2V to 0V step, Note 4)	To 0.05%	В	25	-	23	-	ns
	To 0.01%	В	25	-	36	-	ns
Overdrive Recovery Time	$V_{IN} = \pm 2V$	В	25	-	5	-	ns
VIDEO CHARACTERISTICS							
Differential Gain	R _L = 150Ω	В	25	-	0.02	0.06	%
(f = 3.58MHz)		В	Full	-	0.03	0.09	%
	R _L = 75Ω	В	25	-	0.04	0.09	%
		В	Full	-	0.05	0.12	%
Differential Phase	R _L = 150Ω	В	25	-	0.02	0.06	Degree
(f = 3.58MHz)		В	Full	-	0.02	0.06	Degree
	R _L = 75Ω	В	25	-	0.05	0.09	Degree
		В	Full	-	0.06	0.13	Degrees
POWER SUPPLY CHARACTERISTIC	S						
Power Supply Range		С	25	±4.5	-	±5.5	V
Power Supply Current (Note 4)		А	25	-	9.6	10	mA
		А	Full	- 1	10	11	mA

NOTES:

3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.

4. See Typical Performance Curves for more information.

Application Information

Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R_F. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and R_F, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R_F. The HFA1109 design is optimized for a 250 Ω R_F at a gain of +2. Decreasing R_F decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback will cause the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so R_F can be decreased in a trade-off of stability for bandwidth.

TABLE 1. OPTIMUM FEEDBACK RESISTO)R
-----------------------------------	----

GAIN (A _{CL})	R _F (Ω)	BANDWIDTH (MHz)
-1	200	400
+1	250 (+R _S = 550Ω) PDIP 250 (+R _S = 700Ω) SOIC	350
+2	250	450
+5	100	160
+10	90	70

Table 1 lists recommended R_F values, and the expected bandwidth, for various closed loop gains. For a gain of +1, a resistor (+ R_S) in series with +IN is required to reduce gain peaking and increase stability

PC Board Layout

The frequency response of this amplifier depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must! Attention should be given to decoupling the power supplies. A large value $(10\mu F)$ tantalum in parallel with a small value $(0.1\mu F)$ chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. Thus it is recommended that the ground plane be removed under traces connected to -IN, and connections to -IN should be kept as short as possible.

Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor (R_S) in series with the output prior to the capacitance.

 R_S and C_L form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth. By decreasing R_S as C_L increases, the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth still decreases as the load capacitance increases.

Evaluation Board

The performance of the HFA1109 may be evaluated using the HFA11XX evaluation board (part number HFA11XXEVAL). Please contact your local sales office for information. When evaluating this amplifier, the two 510 Ω gain setting resistors on the evaluation board should be changed to 250 Ω .

The layout and schematic of the board are shown in Figure 1.










FIGURE 1. EVALUATION BOARD SCHEMATIC AND LAYOUT









Die Characteristics

DIE DIMENSIONS:

59 mils x 80 mils x 19 mils 1500µm x 2020µm x 483µm

METALLIZATION:

Type: Metal 1: AICu(2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ

Type: Metal 2: AICu(2%) Thickness: Metal 2: 16kÅ 0.8kÅ

Metallization Mask Layout

GLASSIVATION:


Type: Nitride Thickness: 4kÅ ±0.5kÅ


TRANSISTOR COUNT:

130

SUBSTRATE POTENTIAL (Powered Up):

Floating (Recommend Connection to V-)






NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e _A	0.300	BSC	7.62 BSC		6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8	9	

Rev. 0 12/93



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCI	HES	MILLIM	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050 BSC		1.27	BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
Ν	8	3	8		7
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029