

intersil

握多邦,专业PCB打样工厂,24小时加急出货 HGTG24N60D1

# 24A, 600V N-Channel IGBT



# Features

- 24A, 600V
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


# Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between  $+25^{\circ}$ C and  $+150^{\circ}$ C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


#### PACKAGING AVAILABILITY

PART NUMBER	PACKAGE	BRAND		
HGTG24N60D1	TO-247	G24N60D1		



## **Terminal Diagram**





#### **Absolute Maximum Ratings** $T_{C} = +25^{\circ}C$ , Unless Otherwise Specific

						24N60D1	UNITS	
Collector-Emitter \	/oltage			BV <sub>CE</sub>	ES	600	V	
Collector-Gate Voltage $R_{GE} = 1M\Omega$ $BV_{CGR}$ Collector Current Continuous at $T_C = +25^{\circ}C$ $I_{C25}$					GR	600 40 24 96 ±25 60A at 0.8 BV <sub>CES</sub>		
					25			
at $V_{GE} = 15V$ at $T_C = +90^{\circ}C$ $I_{C90}$				90				
Collector Current Pulsed (Note 1) $I_{CM}$ Gate-Emitter Voltage Continuous. $V_{GES}$ Switching Safe Operating Area at $T_J = +150^{\circ}C$ SSOA					CM			
					0A 60A at			
Power Dissipation Total at $T_c = +25^{\circ}C$ $P_D$					D	125		
Power Dissipation Derating $T_C > +25^{\circ}C$ Operating and Storage Junction Temperature Range $T_J$ , $T_{STG}$						1.0 -55 to +150		
Maximum Lead Te (0.125 inch from NOTE: 1. Repetitive Rat	case for 5s)				۱L	260	C	
INTERSI	CORPORATIO	N IGBT PRODUC	CT IS COVERED	BY ONE OR MO	ORE OF THE FO	LOWING U.S. P	ATENTS:	
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641	
	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762	
4,587,713		1 000 105	4,684,413	4,694,313	4,717,679	4,743,952	.,	
4,587,713 4,641,162	4,644,637	4,682,195	4,004,410	4,094,313	.,,	4,740,002		
, ,	4,644,637 4,801,986	4,682,195 4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,783,690	
4,641,162			, ,				4,783,690 4,837,606 4,963,951	


CALITION: These devices are consitive to electrostatic discharge; follow proper IC Handling Procedury


# Specifications HGTG24N60D1

	SYMBOL	TEST CONDITIONS		LIMITS			
PARAMETERS				MIN	ТҮР	MAX	
Collector-Emitter Breakdown Voltage	$BV_{CES}$ $I_C = 250\mu A, V_{GE} = 0V$		0V	600	-	-	V
Collector-Emitter Leakage Voltage	I <sub>CES</sub>	$V_{CE} = BV_{CES}$	T <sub>C</sub> = +25°C	-	-	1.0	mA
		$V_{CE} = 0.8 \text{ BV}_{CES}$	T <sub>C</sub> = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> = I <sub>C90</sub> , V <sub>GE</sub> = 15V	T <sub>C</sub> = +25°C	-	1.7	2.3	V
			T <sub>C</sub> = +125°C	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	V <sub>GE(TH)</sub>	I <sub>C</sub> = 250μA, V <sub>CE</sub> = V <sub>GE</sub>	T <sub>C</sub> = +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I <sub>GES</sub>	$V_{GE} = \pm 20V$		-	-	±500	nA
Gate-Emitter Plateau Voltage	V <sub>GEP</sub>	$I_{C} = I_{C90}, V_{CE} = 0.5 \text{ BV}_{CES}$		-	6.3	-	V
On-State Gate Charge	Q <sub>G(ON)</sub>	$I_{C} = I_{C90},$ $V_{CE} = 0.5 \text{ BV}_{CES}$	V <sub>GE</sub> = 15V	-	120	155	nC
			V <sub>GE</sub> = 20V	-	155	200	nC
Current Turn-On Delay Time	t <sub>D(ON)</sub> I	$\label{eq:L} \begin{array}{l} {\sf L} = 500 \mu {\sf H},  {\sf I}_{C} = {\sf I}_{C90},  {\sf R}_{G} = 25 \Omega, \\ {\sf V}_{GE} = 15 {\sf V},  {\sf T}_{J} = +150^{\circ} {\sf C}, \\ {\sf V}_{CE} = 0.8  {\sf BV}_{CES} \end{array}$		-	100	-	ns
Current Rise Time	t <sub>RI</sub>			-	150	-	ns
Current Turn-Off Delay Time	t <sub>D(OFF)</sub> I			-	700	900	ns
Current Fall Time	t <sub>FI</sub>	1	-	450	600	ns	
Turn-Off Energy (Note 1)	W <sub>OFF</sub>	1		-	4.3	-	mJ
Thermal Resistance	R <sub>θJC</sub>	1		-	-	1.00	°C/W


NOTE: 1. Turn-Off Energy Loss (W<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A) The HGTG24N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.


# Typical Performance Curves





### HGTG24N60D1





## **Operating Frequency Information**

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/t_{D(OFF)I}$ .  $t_{D(OFF)I}$  deadtime (the denominator) has been arbitrarily held to 10% of the onstate time for a 50% duty factor. Other definitions are possible.  $t_{D(OFF)I}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device

turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{D(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2}$  =  $(P_D$  -  $P_C)/W_{OFF}$ . The allowable dissipation  $(P_D)$  is defined by  $P_D$  =  $(T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) and the conduction losses  $(P_C)$  are approximated by  $P_C$  =  $(V_{CE} \bullet I_{CE})/2$ .  $W_{OFF}$  is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE}$  = 0A).

The switching power loss (Figure 10) is defined as  $f_{MAX2} \bullet W_{OFF}$ . Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

### NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

#### EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029