

Data Sheet

November 19, 2004

FN3141.4

Low Resistance, Single 8-Channel, CMOS Analog Multiplexer

The HI-1818A is a monolithic, high performance CMOS analog multiplexer offering built-in channel selection decoding plus an inhibit (enable) input for disabling all channels. Dielectric Isolation (DI) processing is used for enhanced reliability and performance. Substrate leakage and parasitic capacitance are much lower, resulting in extremely low static errors and high throughput rates. Low output leakage (typically 0.1nA) and low channel ON resistance (250Ω) assure optimum performance in low level or current mode applications.

The HI-1818A is a single-ended, 8-Channel multiplexer, and is ideally suited for medical instrumentation, telemetry systems, and microprocessor based data acquisition systems.

Features

- Signal Range +15V
- "ON" Resistance 250Ω
- Input Leakage (Max) 50nA
- Access Time 350ns
- Power Consumption 5mW
- DTL/TTL Compatible Address
- Operation -55°C to 125°C


Applications

- Data Acquisition Systems
- Precision Instrumentation
- Demultiplexing
- Selector Switch

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HI1-1818A-2	-55 to 125	16 Ld CERDIP	F16.3

Pinout



HI-1818A

Truth Table

HI-1818A TRUTH TABLE


ADDRESS				“ON” CHANNEL
A ₂	A ₁	A ₀	EN	
L	L	L	L	1
L	L	H	L	2
L	H	L	L	3
L	H	H	L	4
H	L	L	L	5

HI-1818A TRUTH TABLE

ADDRESS				“ON” CHANNEL
A ₂	A ₁	A ₀	EN	
H	L	H	L	6
H	H	L	L	7
H	H	H	L	8
X	X	X	H	None


Functional Block Diagram

HI-1818A



Schematic Diagrams


ADDRESS INPUT BUFFER




All N-Channel Bodies to V-
All P-Channel Bodies to V+
Unless Otherwise Specified

Schematic Diagrams

All N-Channel Bodies to V-
All P-Channel Bodies to V+



All N-Channel Bodies to V-
All P-Channel Bodies to V+
Unless Otherwise Specified



HI-1818A

Absolute Maximum Ratings

V+ to V-	40V
Logic Supply Voltage	30V
Analog Signal (V_{IN} , V_{OUT})	(V-) -2V to (V+) +2V
Digital Input Voltage (V_{EN} , V_A)	(V-) to (V+)

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
CERDIP Package	80	20
Maximum Junction Temperature		
Ceramic Package		175°C
Maximum Storage Temperature Range	-65°C to 150°C	
Maximum Lead Temperature (Soldering 10s)		300°C

Operating Conditions

Temperature Range	-55°C to 125°C
-----------------------------	----------------

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief 379 for details.

Electrical Specifications

Supplies = +15V, -15V, +5V; $V_{AL} = 0.4V$, $V_{AH} = 4.0V$, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN	TYP	MAX	UNITS	
DYNAMIC CHARACTERISTICS							
Access Time, t_A	Note 4	25	-	350	500	ns	
		Full	-	-	1000	ns	
Break-Before-Make Delay, t_{OPEN}		25	-	25	-	ns	
Enable Delay (ON), $t_{ON(EN)}$		25	-	300	500	ns	
		Full	-	-	1000	ns	
Enable Delay (OFF), $t_{OFF(EN)}$		25	-	300	500	ns	
		Full	-	-	1000	ns	
Settling Time	To 0.1%	25	-	1.08	-	μs	
	To 0.025%	25	-	2.8	-	μs	
Channel Input Capacitance, $C_{S(OFF)}$		25	-	4	-	pF	
Channel Output Capacitance, $C_{D(OFF)}$		25	-	20	-	pF	
Input to Output Capacitance, $C_{DS(OFF)}$		25	-	0.6	-	pF	
Digital Input Capacitance, C_A		25	-	5	-	pF	
DIGITAL INPUT CHARACTERISTICS							
Input Low Threshold, V_{AL}		Full	-	-	0.4	V	
Input High Threshold, V_{AH}	Note 3	Full	4.0	-	-	V	
Input Leakage Current, I_A		Full	-	-	1	μA	
ANALOG CHANNEL CHARACTERISTICS							
Analog Signal Range, V_{IN}		Full	-15	-	+15	V	
ON Resistance, r_{ON}	Note 2	25	-	250	400	Ω	
		Full	-	-	500	Ω	
OFF Input Leakage Current, $I_{S(OFF)}$		Full	-	-	50	nA	
ON Channel Leakage Current, $I_{D(ON)}$		Full	-	-	250	nA	
OFF Output Leakage Current, $I_{D(OFF)}$		Full	-	-	250	nA	

HI-1818A

Electrical Specifications Supplies = +15V, -15V, +5V; $V_{AL} = 0.4V$, $V_{AH} = 4.0V$, Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN	TYP	MAX	UNITS
POWER SUPPLY CHARACTERISTICS						
Power Dissipation, P_D		Full	-	-	27.5	mW
Current, I_+		Full	-	-	0.5	mA
Current, I_-		Full	-	-	1	mA
Current, I_L		Full	-	-	1	mA

NOTES:

2. $V_{OUT} = \pm 10V$, $I_{OUT} = \mp 1mA$.
3. To drive from DTL/TTL circuits, $1k\Omega$ pull-up resistors to 5.0V supply are recommended.
4. Time measured to 90% of final output level; $V_{OUT} = -5.0V$ to 5.0V, Digital Inputs = 0V to 4.0V.

Test Circuits and Waveforms






FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT

FIGURE 1C. WAVEFORMS






FIGURE 2A. MEASUREMENT POINTS

FIGURE 2B. TEST CIRCUIT

FIGURE 2C. WAVEFORMS

FIGURE 2. BREAK-BEFORE-MAKE DELAY

HI-1818A




FIGURE 3. ON RESISTANCE vs ANALOG INPUT VOLTAGE




FIGURE 4. ON CHANNEL CURRENT vs VOLTAGE





FIGURE 5. LEAKAGE CURRENTS vs TEMPERATURE





FIGURE 6. ACCESS TIME

HI-1818A

Die Characteristics

METALLIZATION:

Type: CuAl
Thickness: $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$


PASSIVATION:

Type: Nitride/Silox
Thickness: Silox: $12\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$, Nitride: $3.5\text{k}\text{\AA} \pm 1\text{k}\text{\AA}$

WORST CASE CURRENT DENSITY:


$1.43 \times 10^5 \text{ A/cm}^2$ at 25mA

Metalization Mask Layout



HI-1818A

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- Dimension Q shall be measured from the seating plane to the base plane.
- Measure dimension S1 at all four corners.
- N is the maximum number of terminal positions.
- Dimensioning and tolerancing per ANSI Y14.5M - 1982.
- Controlling dimension: INCH.

**F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A)
16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	5
E	0.220	0.310	5.59	7.87	5
e	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2,3
N	16		16		8

Rev. 0 4/94

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com