查询HM1-6508/883供应商

intersil

捷多邦,专业PCB打样工厂,24小时加急出货 HM-6508/883

March 1997

1024 x 1 CMOS RAM

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Power Standby 50μW Max

- TTL Compatible Input/Output
- High Output Drive 2 TTL Loads
- On-Chip Address Register

Ordering Information


PACKAGE	TEMP. RANGE	180ns	250ns	PKG. NO.
CERDIP	-55°C to +125°C	HM1- 6508B/883		F16.3

Description


The HM-6508/883 is a 1024 x 1 static CMOS RAM fabricated using self-aligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6508/883 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.



CALITION: These devices are consitive to electrostatic discharge; follow proper IC Handling Procedures



NOTES:

- 1. All lines positive logic active high.
- 2. Three-state buffers: A high \rightarrow output active.

3. Address latches and gated decoders: Latch on falling edge of \overline{E} and gate on falling edge of \overline{E} .

Absolute Maximum Ratings

Supply Voltage	+7.0V
Input, Output or I/O Voltage	GND -0.3V to VCC +0.3V
Typical Derating Factor	1.5mA/MHz Increase in ICCOP
ESD Classification	Class 1

Operating Conditions

Operating Voltage Range	
Operating Temperature Range	55 ⁰ C to +125 ⁰ C
Input Low Voltage	
Input High Voltage	VCC -2.0V to VCC
Input Rise and Fall Time	40ns Max.

Thermal Information

Thermal Resistance (Typical, Note 1) CERDIP Package	θ _{JA} 75 ^o C/W	θ _{JC} 15 ^o C/W
Maximum Storage Temperature Range		^o C to +150 ^o C
Maximum Junction Temperature		
Maximum Lead Temperature (Soldering 10		

Die Characteristics

Gate Count	1925 Gates
------------	------------

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

TABLE 1. HM-6508/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

		(NOTE 1)	GROUP A		LIN	NITS	
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	МАХ	UNITS
Output Low Voltage	VOL	VCC = 4.5V, IOL = 3.2mA	1, 2, 3	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-	0.4	V
Output High Voltage	VOH	VCC = 4.5V, IOH = -0.4mA	1, 2, 3	$-55^{0}C \leq T_{A} \leq +125^{0}C$	2.4	-	V
Input Leakage Current	11	VCC = 5.5V, VI = GND or VCC	1, 2, 3	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	-1.0	+1.0	μΑ
Output Leakage Current	IOZ	VCC = 5.5V, VO = GND or VCC	1, 2, 3	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-1.0	+1.0	μΑ
Data Retention Supply Current	ICCDR	VCC = 2.0V, $\overline{E} = VCC,$	1, 2, 3	$-55^{o}C \leq T_{A} \leq +125^{o}C$			
HM-6508B/883		E = VCC, IO = 0mA, VI = VCC or GND			-	5	μA
HM-6508/883					-	10	μA
Operating Supply Current	ICCOP	$\begin{array}{l} \text{VCC} = 5.5\text{V},\\ (\text{Note 2}),\\ \overline{\text{E}} = 1\text{MHz},\\ \text{IO} = 0\text{mA}, \end{array}$	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	4	mA
Standby Supply Current	ICCSB	VCC = 5.0V, IO = 0mA, VI = VCC or GND	1, 2, 3	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	-	10	μΑ

NOTES:

1. All voltages referenced to device GND.

2. Typical derating 1.5mA/MHz increase in ICCOP.

					LIMITS				
			GROUP A SUB-		HM-65	08B/883	HM-6508/883		1
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	MIN	MAX	UNITS
Chip Enable Access Time	(1) TELQV	VCC = 4.5 and 5.5V	9, 10, 11	$\text{-55}^{\text{o}}\text{C} \leq \text{T}_{\text{A}} \leq \text{+125}^{\text{o}}\text{C}$	-	180	-	250	ns
Address Access Time	(2) TAVQV	VCC = 4.5 and 5.5V, Note 3	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	-	180	-	250	ns
Chip Enable Output Disable Time	(3) TELQX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	5	-	5	-	ns
Write Enable Output Disable Time	(4) TWLQZ	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	-	120	-	160	ns
Chip Enable Output Disable Time	(5) TEHQZ	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\text{o}}\text{C} \le \text{T}_{\text{A}} \le +125^{\text{o}}\text{C}$	-	120	-	160	ns
Chip Enable Pulse Negative Width	(6) TELEH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	180	-	250	-	ns
Chip Enable Pulse Positive Width	(7) TEHEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	100	-	100	-	ns
Address Setup Time	(8) TAVEL	VCC = 4.5 and 5.5V	9, 10, 11	$\text{-}55^{0}C \leq T_{A} \leq \text{+}125^{0}C$	0	-	0	-	ns
Address Hold Time	(9) TELAX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	40	-	50	-	ns
Data Setup Time	(10) TDVWH	VCC = 4.5 and 5.5V	9, 10, 11	$\text{-}55^{0}C \leq T_{A} \leq \text{+}125^{0}C$	80	-	110	-	ns
Data Hold Time	(11) TWHDX	VCC = 4.5 and 5.5V	9, 10, 11	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	0	-	0	-	ns
Chip Enable Write Pulse Setup Time	(12) TWLEH	VCC = 4.5 and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	100	-	130	-	ns
Chip Enable Write Pulse Hold Time	(13) TELWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\text{o}}\text{C} \le \text{T}_{\text{A}} \le +125^{\text{o}}\text{C}$	100	-	130	-	ns
Write Enable Pulse Width	(14) TWLWH	VCC = 4.5 and 5.5V	9, 10, 11	$\text{-55}^{\text{o}}\text{C} \leq \text{T}_{\text{A}} \leq \text{+125}^{\text{o}}\text{C}$	100	-	130	-	ns
Read or Write Cycle Time	(15) TELEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	280	-	350	-	ns

NOTES:

1. All voltages referenced to device GND.

 Input pulse levels: 0.8V to VCC -2.0V; Input rise and fall times: 5ns (max); input and output timing reference level: 1.5V; Output load: 1TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.

3. TAVQV = TELQV + TAVEL.

TABLE 3. HM-6508/883 ELECTRICAL PERFORMANCE SPECIFICATIONS									
					LIN	IITS			
PARAMETER	SYMBOL	CONDITIONS	NOTE	TEMPERATURE	MIN	MAX	UNITS		
Input Capacitance	CI	VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1	T _A = +25 ^o C	-	6	pF		
Output Capacitance	со	VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1	T _A = +25 ^o C	-	10	pF		

NOTE:

1. The parameters listed in Table 3 are controlled via design or process; parameters are characterized upon initial design and after major process and/or design changes.

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	1, 7, 9
PDA	100%/5004	1
Final Test	100%/5004	2, 3, 8A, 8B, 10, 11
Group A	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9

TABLE 4. APPLICABLE SUBGROUPS

Timing Waveforms




FIGURE 1. READ CYCLE

	TRUTH TABLE								
		INP	UTS		OUTPUTS				
TIME REFERENCE	Ē	W	А	D	Q	FUNCTION			
-1	Н	х	х	х	Z	Memory Disabled			
0	`	н	V	х	Z	Cycle Begins, Addresses are Latched			
1	L	н	х	х	Х	Output Enabled			
2	L	н	х	х	V	Output Valid			
3		н	х	х	V	Read Accomplished			
4	н	х	х	х	Z	Prepare for Next Cycle (Same as -1)			
5	_ ∧_	Н	V	Х	Z	Cycle Ends, Next Cycle Begins (Same as 0)			

HM-6508/883

In the HM-6508/883 Read Cycle, the address information is latched into the on-chip registers on the falling edge of E

(T = 0). Minimum address setup and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1) the data output becomes enabled; however, the data is not valid until during time (T = 2). \overline{W} must remain high for the read cycle. After the output data has been read, \overline{E} may return high (T = 3). This will disable the chip and force the output buffer to a high impedance state. After the required \overline{E} high time (TEHEL) the RAM is ready for the next memory cycle (T = 4).

Timing Wavforms (continued)




FIGURE 2. WRITE CYCLE

НМ-6	6 508 /	/883
------	----------------	------

TRUTH TABLE									
TIME	INPUTS				OUTPUTS				
REFERENCE	Ē	W	Α	D	Q	FUNCTION			
-1	н	х	х	x	Z	Memory Disabled			
0		х	V	х	Z	Cycle Begins, Addresses are Latched			
1	L	``	х	х	Z	Write Period Begins			
2	L	ſ	х	V	Z	Data is Written			
3	<u>_</u>	н	х	х	Z	Write Completed			
4	н	х	Х	x	Z	Prepare for Next Cycle (Same as -1)			
5		х	V	х	Z	Cycle Ends, Next Cycle Begins (Same as 0)			


The write cycle is initiated by the falling edge of \overline{E} which latches the address information into the on chip registers. The write portion of the cycle is defined as both \overline{E} and \overline{W} being low simultaneously. \overline{W} may go low anytime during the cycle, provided that the write enable pulse setup time (TWLEH) is met. The write portion of the cycle is terminated by the first rising edge of either \overline{E} or \overline{W} . Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the \overline{W} line may remain low until all desired locations have been written. When this method is used, data setup and hold

times must be referenced to the rising edge of \overline{E} . By positioning the \overline{W} pulse at different times within the \overline{E} low time (TELEH), various types of write cycles may be performed.


If the \overline{E} low time (TELEH) is greater than the \overline{W} pulse (TWLWH), plus an output enable time (TELQX), a combination read write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH). The data input and data output pins may be tied together for use with a common I/O data bus structure. When using the RAM in this method, allow a minimum of one output disable time (TWLQZ) after \overline{W} goes low before applying input data to the bus. This will ensure that the output buffers are not active.

Test Load Circuit



NOTE:

1. Test head capacitance includes stray and jig capacitance.



- 2. F0 = 100kHz \pm 10%.
- 3. F1 = F0 ÷ 2, F2 = F1 ÷ 2, F3 = F2 ÷ 2. . . F12 = F11 ÷ 2.
- 4. VCC = $5.5V \pm 0.5V$.
- 5. VIH = 4.5V ±10%.
- 6. VIL = -0.2V to +0.4V.
- 7. $C1 = 0.01 \mu F$ Min.

Die Characteristics

DIE DIMENSIONS: 130 x 150 x 19 ±1mils


METALLIZATION: Type: Si - Al Thickness: 11kÅ ±2kÅ

GLASSIVATION: Type: SiO₂ Thickness: 8kÅ ±1kÅ

Metallization Mask Layout

WORST CASE CURRENT DENSITY: 1.342 x 10⁵ A/cm²

LEAD TEMPERATURE (10s soldering): $\leq 300^{\circ}C$



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com