

捷多邦,专业PCB打样工厂,24小时加急出货 HVI-65162/883

2K x 8 Asynchronous CMOS Static RAM

March 1997

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Standby Current......50μA Max
- Low Operating Current 70mA Max
- Data Retention at 2.0V......20μA Max
- TTL Compatible Inputs and Outputs
- JEDEC Approved Pinout (2716, 6116 Type)
- No Clocks or Strobes Required
- Wide Temperature Range -55°C to +125°C
- Equal Cycle and Access Time
- Single 5V Supply
- Gated Inputs
 - No Pull-Up or Pull-Down Resistors Required

Description


The HM-65162/883 is a CMOS 2048 x 8 Static Random Access Memory manufactured using the Intersil Advanced SAJI V process. The device utilizes asynchronous circuit design for fast cycle time and ease of use. The pinout is the JEDEC 24 pin DIP, and 32 pad 8-bit wide standard which allows easy memory board layouts flexible to accommodate a variety of industry standard PROMs, RAMs, ROMs and EPROMs. The HM-65162/883 is ideally suited for use in microprocessor based systems with its 8-bit word length organization. The convenient output enable also simplifies the bus interface by allowing the data outputs to be controlled independent of the chip enable. Gated inputs lower operating current and also eliminate the need for pull-up or pull-down resistors.

Ordering Information


70ns/20 μ A	90ns/40μA	90ns/300 μ A	TEMP. RANGE	PACKAGE	PKG. NO.
HM1-65162B/883	HM1-65162/883	HM1-65162C/883	-55°C to 125°C	CERDIP	F24.6
HM4-65162B/883	HM4-65162/883	-	-55°C to 125°C	CLCC	J32.A

Pinouts

HM-65162/883 (CERDIP) TOP VIEW




HM-65162/883 (CLCC) TOP VIEW



PIN	DESCRIPTION
NC	No Connect
A0 - A10	Address Input
E W	Chip Enable/Power Down
VSS/GND	Ground
DQ0 - DQ7	Data In/Data Out
VCC	Power (+5V)
W	Write Enable
G	Output Enable





Absolute Maximum Ratings

Thermal Information

Thermal Resistance	$\theta_{\sf JA}$	[⊕] JC
CERDIP Package	48°C/W	8°C/W
CLCC Package		12 ⁰ C/W
Maximum Storage Temperature Range		OC to +150°C
Maximum Junction Temperature		+175 ⁰ C
Maximum Lead Temperature (Soldering 1	0s)	+300°C

Die Characteristics

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Voltage Range +4.5V to +5.5V	Input High Voltage2.2V to VCC
Operating Temperature Range55°C to +125°C	Data Retention Supply Voltage 2.0V to 4.5V
Input Low Voltage	Input Rise and Fall Time 40ns Max
Chip Enable High/Low Time	

TABLE 1. 65162/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

		(NOTE 1)	GROUP A		LIN		
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
High Level Out- put Voltage	VOH1	VCC = 4.5V, IO = -1.0mA	1, 2, 3	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	2.4	-	V
Low Level Output Voltage	VOL	VCC = 4.5V, IO = 4.0mA	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	0.4	V
High Impedance Output Leakage Current	IIOZ	$VCC = 5.5V$, $\overline{G} = 2.2V$, or $\overline{E} = 2.2V$, $VI/O = GND$ or VCC	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-1.0	1.0	μА
Input Leakage Current	II	VCC = 5.5V, VI = GND or VCC	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-1.0	1.0	μА
Standby Supply Current	ICCSB1	HM-65162B/883, IO = 0mA, VCC = 5.5V, \overline{E} = VCC -0.3V	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	50	μΑ
		HM-65162/883, IO = 0mA, VCC = 5.5V, E = VCC - 0.3V	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	100	μА
		HM-65162C/883, IO = 0mA, VCC = 5.5V, E = VCC - 0.3V	1, 2, 3	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	-	900	μА
Standby Supply Current	ICCSB	$\frac{\text{VCC} = 5.5\text{V}, \text{ IO} = 0\text{mA},}{\overline{\text{E}} = 2.2\text{V}}$	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	8	mA
Operating Supply Current	ICCOP	VCC = 5.5V, \overline{G} = 5.5V, (Note 2), f = 1MHz, \overline{E} = 0.8V	1, 2, 3	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	-	70	mA
Enable Supply Current	ICCEN	$\frac{\text{VCC} = 5.5\text{V}, \text{ IO} = 0\text{mA},}{\overline{\text{E}} = 0.8\text{V}}$	1, 2, 3	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	-	70	mA
Data Retention Supply Current	ICCDR	HM-65162B/883, IO = 0mA, VCC = 2.0V, E = VCC - 0.3V	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	20	μΑ
		HM-65162/883, IO = 0mA, VCC = 2.0V, E = VCC - 0.3V	1, 2, 3	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	-	40	μΑ
		HM-65162C/883, IO = 0mA, VCC = 2.0V, E = VCC - 0.3V	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	300	μΑ
Functional Test	FT	VCC = 4.5V (Note 3)	7, 8A, 8B	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	-	-

NOTES:

- 1. All voltages referenced to device GND.
- 2. Input pulse levels: 0.8V to VCC 2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, CL = 50pF (min) for CL greater than 50pF, access time by 0.15ns per pF.
- 3. TAVQV = TELQV + TAVEL.

TABLE 2. HM-65162/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested.

					LIMITS						
		(NOTES 1, 2)	GROUP A SUB-	TEMPERA-		5162B 883		65162 83		5162C 883	
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TURE	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Read/Write/ Cycle Time	(1) TAVAX	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	70	-	90	-	90	-	ns
Address Access Time	(2) TAVQV	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	70	-	90	-	90	ns
Chip Enable Access Time	(3) TELQV	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	70	-	90	-	90	ns
Output Enable Access Time	(5) TGLQV	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	50	-	65	-	65	ns
Chip Selection to End of Write	(11) TELWH	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	45	-	55	-	55	-	ns
Address Setup Time	(12) TAVWL	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	10	-	10	-	10	-	ns
Write Enable Pulse Write	(13) TWLWH	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	40	-	55	-	55	-	ns
Write Enable Read Setup Time	(14) TWHAX	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	10	-	10	-	10	-	ns
Data Setup Time	(17) TDVWH	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	30	-	30	-	30	-	ns
Data Hold Time	(18) TWHDX	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	10	-	15	-	15	-	ns
Write Enable Pulse Setup Time	(20) TWLEH	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	40	-	55	-	55	-	ns
Chip Enable Data Setup Time	(21) TDVEH	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	30	-	30	-	30	-	ns
Address Valid to End of Write	(22) TAVWH	VCC = 4.5V and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	50	-	65	-	65	-	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. Input pulse levels: 0.8V to VCC -2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, CL = 50pF (min) for CL greater than 50pF, access time is derated by 0.15ns per pF.
- 3. TAVQV = TELQV + TAVEL.

TABLE 3. HM-65162/883 ELECTRICAL PERFORMANCE SPECIFICATIONS, AC AND DC

					LIMITS						
						M- 2B/883		M- 2/883	HI 65162	M- C/883	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Input	CIN	VCC = Open,	1, 2	+25 ^o C	-	10	-	10	-	10	pF
Capacitance		F = 1MHz, All Measurements Referenced To Device Ground	1, 3	+25 ^o C	-	8	-	8	-	8	pF
1/0	CI/O	VCC = Open,	1, 2	+25 ^o C	-	12	-	12	-	12	pF
Capacitance		F = 1MHz, All Measurements Referenced To Device Ground	1, 3	+25°C	-	10	-	10	-	10	pF
Chip Enable to Output ON	(4) TELQX	VCC = 4.5V and 5.5V	1	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	5	-	0	-	5	-	ns
Output Enable to Output ON	(6) TGLQX	VCC = 4.5V and 5.5V	1	-55 ^o C ≤ T _A ≤ +125 ^o C	5	-	5	-	5	-	ns
Chip Enable High to Output In High Z	(7) TEHQZ	VCC = 4.5V and 5.5V	1	-55°C ≤ T _A ≤ +125°C	-	35	-	50	-	50	ns
Output Disable to Output in High Z	(8) TGHQZ	VCC = 4.5V and 5.5V	1	-55°C ≤ T _A ≤ +125°C	-	35	-	40	-	40	ns
Output Hold from Address Change	(9) TAVQX	VCC = 4.5V and 5.5V	1	-55°C ≤ T _A ≤ +125°C	5	-	5	-	5	-	ns
Write Enable to Output in High Z	(16) TWLQZ	VCC = 4.5V and 5.5V	1	-55 ^o C ≤ T _A ≤ +125 ^o C	-	40	-	50	-	50	ns
Write Enable High to Output ON	(19) TWHQX	VCC = 4.5V and 5.5V	1	-55 ⁰ C ≤ T _A ≤ +125 ⁰ C	0	-	0	-	0	-	ns
Output High Voltage	VOH2	VCC = 4.5V, IO = -100μA	1	-55 ^o C ≤ T _A ≤ +125 ^o C	VCC - 0.4V	-	VCC - 0.4V	-	VCC - 0.4V	-	V


NOTES:

- 1. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.
- 2. Applies to DIP device types only.
- 3. Applies to LCC device types only.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS			
Initial Test	100%/5004	-			
Interim Test	100%/5004	1, 7, 9			
PDA	100%/5004	1			
Final Test	100%/5004	2, 3, 7, 8A, 8B, 10, 11			
Group A	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11			
Groups C & D	Samples/5005	1, 7, 9			

Timing Waveforms




NOTE:

1. W is High for a Read Cycle.

FIGURE 1. READ CYCLE

Addresses must remain stable for the duration of the read cycle. To read, \overline{G} and \overline{E} must be \leq VIL and $\overline{W} \geq$ VIH. The output buffers can be controlled independently by \overline{G} while \overline{E} is low. To execute consecutive read cycles, \overline{E} may be tied

low continuously until all desired locations are accessed. When \overline{E} is low, addresses must be driven by stable logic levels and must not be in the high impedance state.



NOTE:

1. \overline{G} is Low throughout Write Cycle.

FIGURE 2. WRITE CYCLE I

To write, addresses must be stable, $\overline{\mathbb{E}}$ low and $\overline{\mathbb{W}}$ falling low for a period no shorter than TWLWH. Data in is referenced with the rising edge of $\overline{\mathbb{W}}$, (TDVWH and TWHDX). While addresses are changing, $\overline{\mathbb{W}}$ must be high. When $\overline{\mathbb{W}}$ falls low, the I/O pins are still in the output state for a period of TWLQZ

and input data of the opposite phase to the outputs must not be applied, (Bus contention). If \overline{E} transitions low simultaneously with the \overline{W} line transitioning low or after the \overline{W} transition, the output will remain in a high impedance state. \overline{G} is held continuously low.

Timing Waveforms (Continued)




FIGURE 3. WRITE CYCLE II

In this write cycle \overline{G} has control of the output after a period, TGHQZ. \overline{G} switching the output to a high impedance state allows data in to be applied without bus contention after

TGHQZ. When \overline{W} transitions high, the data in can change after TWHDX to complete the write cycle.

Low Voltage Data Retention

Intersil CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaran teed over temperature. The following rules ensure data retention:

- 1. Chip Enable (\overline{E}) must be held high during data retention; within VCC -0.3V to VCC +0.3V.
- 2. On RAMs which have selects or output enables (e.g., S, \overline{G}), one of the selects or output enables should be held in the deselected
- state to keep the RAM outputs high impedance, minimizing power dissipation.
- 3. Inputs which are to be held high (e.g., \overline{E}) must be kept between VCC +0.3V and 70% of VCC during the power up and down transitions
- 4. The RAM can begin operation > 55ns after VCC reaches the minimum operating voltage (4.5V).





FIGURE 4. DATA RETENTION TIMING


Test Circuit



NOTE:

1. Test head capacitance includes stray and jig capacitance.

Burn-In Circuits



NOTES:

All resistors 47kW ±5%.

 $F0 = 100kHz \pm 10\%$.

 $F1 = F0 \div 2, F2 = F1 \div 2, F3 = F2 \div 2 \dots F13 = F12 \div 2.$

VCC = $5.5V \pm 0.5V$.

 $VIH = 4.5V \pm 10\%$.

VIL = -0.2V to +0.4V.

 $C = 0.01 \mu F$ Min.

NOTES:

All resistors 47kW ±5%.

 $F0 = 100kHz \pm 10\%$.

 $F1 = F0 \div 2$, $F2 = F1 \div 2$, $F3 = F2 \div 2 \dots F13 = F12 \div 2$.

 $VCC = 5.5V \pm 0.5V$.

 $VIH = 4.5V \pm 10\%$.

VIL = -0.2V to +0.4V.

 $C = 0.01 \mu F$ Min.

Die Characteristics

DIE DIMENSIONS:

180.3 x 194.9 x 19 ±1mils

METALLIZATION:

Type: Si - Al

Thickness: 11kÅ ±2kÅ

GLASSIVATION:

Type: SiO_2


Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

 $1.7 \times 10^5 \text{ A/cm}^2$

Metallization Mask Layout

HM-65162/883



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com