



• ABSOLUTE MAXIMUM RATINGS	• OPERATING RANGE	Operating Voltage	Operating Temperature
Supply voltage (VCC-GND) — 0.5 V to + 7 V	Military - 2 Commercial - 5	VCC ± 10 %	- 55° C to + 125° C
DC input or output voltage : - 3.0 to 7.0V		VCC ± 10 %	- 0° C to + 70° C
DC output voltage in high Z state : - 0.5V to 7.0V			
Storage temperature : - 65° C to + 150° C			
Output current into outputs (low) : 20 mA			

Electro Static Discharge Voltage > 2000V  
(per MIL STD 883C, Method 3015.2)

### ELECTRICAL CHARACTERISTICS

#### DC PARAMETERS

Symbol	Parameter	HM 65787H-5 HM 65787K-5 HM 65787K-2	HM 65787M-5 HM 65787M-2 HM 65787N-5 HM 65787N-2	Unit	Value
ICCSB1 (1)	Automatic $\overline{CS}$ Power down current		40	mA	max
ICCSB2 (2)	Automatic $\overline{CS}$ Power down current		20	mA	max
ICCOP (3)	Average operating supply current		100	mA	max
IIX (4)	Input leakage current		± 10	μA	max
IOZ (4)	Output leakage current		± 50	μA	max
VIL (5)	Input low voltage		0.8	V	max
VIH (5)	Input high voltage		2.2	V	min
VOL (6)	Output low voltage		0.4	V	max
VOH (6)	Output high voltage		2.4	V	min
I OS (7)	Output short circuit current		- 350	mA	max
C IN (8)	Input capacitance		5	PF	max
C OUT (8)	Output capacitance		7	PF	max

Note 1 : Max VCC,  $\overline{CS} \geq V_{IH}$

Note 2 : Max VCC,  $\overline{CS} \geq V_{CC} - 0.3V$

$V_{IN} \geq V_{CC} - 0.3V$  or  $V_{IN} \leq 0.3V$

Notes 1 & 2 : a pull up resistor to VCC on the  $\overline{CS}$  input is required to keep the device deselected during VCC power up, otherwise ICCSB will exceed values given.

Note 3 : VCC max,  $I_{out} = 0$  mA

Note 4 : VCC  $\geq V_I \geq GND$ , VCC  $\geq V_O \geq GND$  Output disabled

Note 5 : VIL min = - 3.0 V, VIH max = VCC

Note 6 : IOH = - 4 mA, IOL = 12 mA commercial/IOL = 8 mA military

Note 7 : VCC = 5.5 V, Vout = GND, Duration of the short circuit should not exceed 30 seconds

Note 8 : This parameter is sampled and not 100 % tested. TA = 25°C, F = 1 MHz, VCC = 5.0V

2



## HM 65787

T-46-23-05

### AC PARAMETERS

Conditions Input pulse levels GND to 3.0 V  
 Input rise time 5 ns  
 Input timing reference levels 1.5 V  
 Output loading IOL/IOH + 30 pF  
 (see fig. 1a and 1b)

#### Read cycle

Parameter	Description	65787H-5	65787K-5 65787K-2	65787M-5 65787M-2	65787N-5 65787N-2	Unit	Value
TAVAV	Read cycle time	25	35	45	55	ns	min
TAVQV	Address to data valid	25	35	45	55	ns	max
TAVQX	Data hold from address change	3	3	3	3	ns	min
TELQV	$\overline{CS}$ low to data valid	25	35	45	55	ns	max
TELQX	$\overline{CS}$ low to low Z (9)	5	5	5	5	ns	min
TEHQZ	$\overline{CS}$ high to high Z (8, 9)	15	20	20	25	ns	max
TELIC	$\overline{CS}$ low to power up	0	0	0	0	ns	min
TEHICCL	$\overline{CS}$ high to power down	25	25	30	30	ns	max

#### Write cycle (10)

Parameter	Description	65787H-5	65787K-5 65787K-2	65787M-5 65787M-2	65787N-5 65787N-2	Unit	Value
TAVAV	Write cycle time	25	35	45	55	ns	min
TELWH	$\overline{CS}$ low to write end	20	30	40	50	ns	min
TAVWH	Address set up to write end	20	30	40	50	ns	min
TWHAX	Address hold from write end	0	0	0	0	ns	min
TAVWL	Address set up to write start	0	0	0	0	ns	min
TWLWH	$\overline{W}$ pulse width	20	25	25	25	ns	min
TDVWH	Data set up to write end	20	25	25	25	ns	min
TWHDX	Data hold from write end	0	0	0	0	ns	min
TWLQZ	$\overline{W}$ Low to high Z (8, 9)	15	20	20	25	ns	max
TWHQX	$\overline{W}$ high to low Z (9)	0	0	0	0	ns	min

Note 8 : TEHQZ, TWLQZ are tested with  $C_1 = 5$  pF as in figure 1b. Transition is measured  $\pm 500$  mV from steady state voltage.

Note 9 : At any given temperature and voltage condition, TQZ is less than TQX for all devices.

These parameters are sampled and not 100 % tested.


Note 10 : The data input set up and hold timing should be referenced to the rising edge of the signal that terminates the write.



HM 65787


T-46-23-05

## AC TEST LOADS AND WAVEFORMS




## SWITCHING WAVEFORMS

READ CYCLE No. 1 (Notes 11, 12)




2

READ CYCLE No. 2 (Notes 11, 13)



WRITE CYCLE No. 1 ( $\overline{W}$  Controlled)




Note 11 :  $\overline{W}$  is high for read cycle

Note 12 : Device is continuously selected,  $\overline{CS} = V_{IL}$

Note 13 : Address valid prior to or coincident with  $\overline{CS}$  transition low




### WRITE CYCLE No. 2 (CS Controlled)



Note : If  $\overline{CS}$  goes high simultaneously with  $\overline{W}$  high, the output remains in a high impedance state.

### Ordering information

DEVICE TYPE	PACKAGE	TEMPERATURE RANGE
HM1-65787 ( ) -5	CERAMIC DIL	0°C to + 70°C
HM1-65787 ( ) -2	CERAMIC DIL	- 55°C to + 125°C
HM3-65787 ( ) -5	PLASTIC DIL	0°C to + 70°C
HM1-65787 ( ) -8	CERAMIC DIL	- 55°C to + 125°C
HMT-65787 ( ) -5	SO PLASTIC DIL	0°C to + 70°C
HM4-65787 ( ) -5	LCC 22 pin	0°C to + 70°C
HM4-65787 ( ) -2	LCC 22 pin	- 55°C to + 125°C
HM4-65787 ( ) -8	LCC 22 pin	- 55°C to + 125°C



2

