MHS

data sheet

T-46-23-05

HM 65787

64K x 1
HIGH SPEED CMOS SRAM

OCTOBER 1987

Features

- FAST ACCESS TIME : 25/35/45 ns max
- STANDBY CURRENT : 20 mA
- OPERATING CURRENT : 100 mA
- ASYNCHRONOUS INPUTS
- TTL COMPATIBLE INPUTS AND OUTPUTS
- SINGLE 5 VOLT SUPPLY
- 300 MILS WIDTH PACKAGE
- CAPABLE OF WITHSTANDING GREATER THAN 2000V ELECTROSTATIC DISCHARGE
- WIDE TEMPERATURE RANGE : – 55°C TO + 125°C

Description

The HM 65787 is a high speed CMOS static RAM organised as 65536 x 1 bit. It is manufactured using MHS's high performance, CMOS technology.

Access times as fast as 25 ns are available with maximum power consumption of only 550 mW.

The HM 65787 features fully static operation requiring no external clocks or timing strobes, additionally the automatic power-down feature reduces the power consumption by 60 % when deselected. Easy memory expansion is provided by an active low chip select ($\overline{CS}$) and three state drivers.

All inputs and outputs of the HM 65787 are TTL compatible and operate from a single 5V supply thus simplifying system design.

The HM 65787 is packaged in plastic/ceramic 300 mils 22 pins DIL, SO 22 pins DIL or a 22 pins Leadless Chip Carrier allowing high board-level packing densities.

The HM 65787 is 100 % processed following the test methods of MIL STD 883C.

Pinouts (TOP VIEW)

DIL (22 PINS)



LCC (22 PINS)



2

Logic Symbol



Block Diagram



PIN NAMES

A0-A15	: Address inputs	$\overline{W}$	: Write enable
Din	: Data-Input	Vcc	: Power
$\overline{CS}$	: Chip select	Gnd	: Ground
Dout	: Data-Output		

TRUTH TABLE

$\overline{CS}$	$\overline{W}$	Din	Dout	MODE
H	X	Z	Z	Deselect
L	H	Z	Valid	Read
L	L	Valid	Z	Write

L = Low, H = High, X = "H" or "L"

• ABSOLUTE MAXIMUM RATINGS	• OPERATING RANGE		
		Operating Voltage	Operating Temperature
Supply voltage (VCC-GND) — 0.5 V to + 7 V DC input or output voltage : – 3.0 to 7.0V DC output voltage in high Z state : – 0.5V to 7.0V Storage temperature : – 65° C to + 150° C Output current into outputs (low) : 20 mA	Military - 2	VCC ± 10 %	– 55° C to + 125° C
	Commercial - 5	VCC ± 10 %	– 0° C to + 70° C

Electro Static Discharge Voltage > 2000V
(per MIL STD 883C, Method 3015.2)

ELECTRICAL CHARACTERISTICS

DC PARAMETERS

Symbol	Parameter	HM 65787H-5 HM 65787K-5 HM 65787K-2	HM 65787M-5 HM 65787M-2 HM 65787N-5 HM 65787N-2	Unit	Value
ICCSB1 (1)	Automatic $\overline{CS}$ Power down current	40		mA	max
ICCSB2 (2)	Automatic $\overline{CS}$ Power down current	20		mA	max
ICCOP (3)	Average operating supply current	100		mA	max
IIX (4)	Input leakage current	± 10		µA	max
IOZ (4)	Output leakage current	± 50		µA	max
VIL (5)	Input low voltage	0.8		V	max
VIH (5)	Input high voltage	2.2		V	min
VOL (6)	Output low voltage	0.4		V	max
VOH (6)	Output high voltage	2.4		V	min
I OS (7)	Output short circuit current	– 350		mA	max
C IN (8)	Input capacitance	5		PF	max
C OUT (8)	Output capacitance	7		PF	max

Note 1 : Max VCC, $\overline{CS} \geqslant$ VIH
Note 2 : Max VCC, $\overline{CS} \geqslant$ VCC - 0.3V
VIN $\geqslant$ VCC - 0.3V or VIN $\leqslant$ 0.3V
Notes 1 & 2 : a pull up resistor to VCC on the $\overline{CS}$ input is required to keep the device deselected during VCC power up, otherwise ICCSB will exceed values given.
Note 3 : VCC max, Iout = 0 mA
Note 4 : VCC $\geqslant$ VI $\geqslant$ GND, VCC $\geqslant$ VO $\geqslant$ GND Output disabled
Note 5 : VIL min = – 3.0 V, VIH max = VCC
Note 6 : IOH = – 4 mA, IOL = 12 mA commercial/IOL = 8 mA military
Note 7 : VCC = 5.5 V, Vout = GND, Duration of the short circuit should not exceed 30 seconds
Note 8 : This parameter is sampled and not 100 % tested. TA = 25°C, F = 1 MHz, VCC = 5.0V

T-46-23-05

AC PARAMETERS

Conditions

Input pulse levels	GND to 3.0 V
Input rise time	5 ns
Input timing reference levels	1.5 V
Output loading IOL/IOH (see fig. 1a and 1b)	+ 30 pF

Read cycle

Parameter	Description	65787H-5	65787K-5 65787K-2	65787M-5 65787M-2	65787N-5 65787N-2	Unit	Value
TAVAV	Read cycle time	25	35	45	55	ns	min
TAVQV	Address to data valid	25	35	45	55	ns	max
TAVQX	Data hold from address change	3	3	3	3	ns	min
TELQV	$\overline{CS}$ low to data valid	25	35	45	55	ns	max
TELQX	$\overline{CS}$ low to low Z (9)	5	5	5	5	ns	min
TEHQZ	$\overline{CS}$ high to high Z (8, 9)	15	20	20	25	ns	max
TELIC	$\overline{CS}$ low to power up	0	0	0	0	ns	min
TEHICCL	$\overline{CS}$ high to power down	25	25	30	30	ns	max

2

Write cycle (10)

Parameter	Description	65787H-5	65787K-5 65787K-2	65787M-5 65787M-2	65787N-5 65787N-2	Unit	Value
TAVAV	Write cycle time	25	35	45	55	ns	min
TELWH	$\overline{CS}$ low to write end	20	30	40	50	ns	min
TAVWH	Address set up to write end	20	30	40	50	ns	min
TWHAX	Address hold from write end	0	0	0	0	ns	min
TAVWL	Address set up to write start	0	0	0	0	ns	min
TWLWH	$\overline{W}$ pulse width	20	25	25	25	ns	min
TDVWH	Data set up to write end	20	25	25	25	ns	min
TWHDX	Data hold from write end	0	0	0	0	ns	min
TWLQZ	$\overline{W}$ Low to high Z (8, 9)	15	20	20	25	ns	max
TWHQX	$\overline{W}$ high to low Z (9)	0	0	0	0	ns	min

Note 8 : TEHQZ, TWLQZ are tested with C1 = 5 pF as in figure 1b. Transition is measured ± 500 mV from steady state voltage.
Note 9 : At any given temperature and voltage condition, TQZ is less than TQX for all devices.
These parameters are sampled and not 100 % tested.
Note 10 : The data input set up and hold timing should be referenced to the rising edge of the signal that terminates the write.

AC TEST LOADS AND WAVEFORMS



Figure 1a



Figure 1b



Figure 2

SWITCHING WAVEFORMS

READ CYCLE No. 1 (Notes 11, 12)



READ CYCLE No. 2 (Notes 11, 13)



WRITE CYCLE No. 1 ($\overline{W}$ Controlled)



Note 11 : $\overline{W}$ is high for read cycle
Note 12 : Device is continuously selected, $\overline{CS}$ = VIL
Note 13 : Address valid prior to or coincident with $\overline{CS}$ transition low

WRITE CYCLE No. 2 ($\overline{CS}$ Controlled)



Note : If $\overline{CS}$ goes high simultaneously with $\overline{W}$ high, the output remains in a high impendance state.

Ordering information

DEVICE TYPE	PACKAGE	TEMPERATURE RANGE
HM1-65787 ( ) -5	CERAMIC DIL	0°C to + 70°C
HM1-65787 ( ) -2	CERAMIC DIL	– 55°C to + 125°C
HM3-65787 ( ) -5	PLASTIC DIL	0°C to + 70°C
HM1-65787 ( ) -8	CERAMIC DIL	– 55° to + 125°C
HMT-65787 ( ) -5	SO PLASTIC DIL	0°C to + 70°C
HM4-65787 ( ) -5	LCC 22 pin	0°C to + 70°C
HM4-65787 ( ) -2	LCC 22 pin	– 55°C to + 125°C
HM4-65787 ( ) -8	LCC 22 pin	– 55°C to + 125°C

TEMPERATURE RANGE (– 2, – 5, – 8)

PERFORMANCE :

H : 25 ns (commercial only)
K : 35 ns
M : 45 ns
N : 55 ns

DEVICE TITLE

PACKAGE (1, 3, 4, T)
1 : CERAMIC
3 : PLASTIC
4 : LCC
T : SO

2