Highly-integrated MPU (ARM Based 32-Bit Microprocessor)

Datasheet

Version 1.1

MagnaChip Semiconductor Ltd.









Copyright. 2004 MagnaChip Semiconductor Ltd.

ALL RIGHTS RESERVED. No part of this publication may be copied in any form, by photocopy, microfilm, retrieval system, or by any other means now known or hereafter invented without the prior written permission of MagnaChip Semiconductor Ltd.

MagnaChip Semiconductor Ltd. #1, Hyangjeong-dong, Heungduk-gu, Cheongju-si, Chungcheongbuk-do, Republic of Korea

Homepage: <u>www.MagnaChip.com</u> Technical Support Homepage: <u>www.softonchip.com</u>

H.Q. of MagnaChip Semiconductor Ltd.

Telephone: 82-(0)43-270-4070	Telephone: 82-(0)43-270-4085	-
Facsimile: 82-(0)43-270-4099	Facsimile: 82-(0)43-270-4099	I

Marketing Site Sales in Korea Telephone: 82-(0)2-3459-3843 Facsimile: 82-(0)2-3459-3945

World Wide Sales Network

U.S.A. Telephone: 1-408-232-8757 Facsimile: 1-408-232-8135 **Taiwan** Telephone: 886-(0)2-2500-8357 Facsimile: 886-(0)2-2509-8977

Hong Kong

Telephone: 852-2971-1640 Facsimile: 852-2971-1622

HMS30C7202N Datasheet, ver1.1 June 16, 2004



Proprietary Notice

MagnaChip logo is trademark of MagnaChip Semiconductor Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material from excepts with the prior permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by MagnaChip in good faith. However, all warranties implied or expressed, including but not limited to implied warranties or merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. MagnaChip Semiconductor Ltd. shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product. MagnaChip Semiconductor Ltd. may make changes to specification and product description at any time without notice.

Change Log

Issue	Date	Ву	Change
N-01	2003/09/15	Injae Koo	The First Release (Version 1.0)
N-02	2004/06/17	Injae Koo	ADC/GPIO/SDRAMC/MMC/LCD/AC Characteristics (SMI)



FEATURES

- 32-bit ARM7TDMI RISC static CMOS CPU core : Running up to 70 MHz
- 8Kbytes combined instruction/data cache
- Memory management unit
- Supports Little Endian operating system
- 2Kbytes SRAM for internal buffer memory
- On-chip peripherals with individual power-down:
 Multi-channel DMA
- 4 Timer Channels with Watch Dog Timer
- Intelligent Interrupt Controller
- Memory controller for ROM, Flash, SRAM, SDRAM
- Power management unit
- LCD Controller for mono/color STN and TFT LCD
- Real-time clock (32.768kHz oscillator)
- Infrared communications (SIR support)
- 4 UARTs (16C550 compatible)
- PS/2 External Keyboard / Mouse interface
- 2 Pulse-Width-Modulated (PWM) interface
 - Matrix Keyboard control interface (8*8)
 - GPIO
 - MMC / SMC Card interface
 - USB (slave)
 - On-chip ADC and interface module (Battery Check, Audio In, Touch Panel) On-chip DAC and interface module (8 Bit Stereo Audio Output)
 - 3 PLLs




Figure A. Functional Block Diagram

- JTAG debug interface and boundary scan
- 0.25um Low Power CMOS Process
- 2.5V internal / 3.3V IO supply voltage
- 256-pin MQFP / FBGA package
- Low power consumption



OVERVIEW

The HMS30C7202 is a highly integrated low power microprocessor for personal digital assistants, and other applications described below. The device incorporates an ARM720T CPU and system interface logic to interface with various types of devices. HMS30C7202 is a highly modular design based on the AMBA bus architecture between CPU and internal modules.

The on-chip peripherals include LCD controller with DMA support for external SDRAM memory, analog functions such as ADC, DAC, and PLLs. Intelligent interrupt controller and internal 2Kbytes SRAM can support an efficient interrupt service execution. The HMS30C7202 also supports voice recording, sound playback and a touch panel interface. UART, USB, PS2 and CAN provide serial communication channels for external systems. The power management features result in very low power consumption. The HMS30C7202 provides an excellent solution for personal digital assistants (PDAs), and data terminal running the Microsoft Windows CE operating system. Other applications include smart phones, Internet appliances, telematic systems and embedded computer.




Figure B. System Configuration

- vi -



TABLE OF CONTENTS

1	ARCHITECTURAL OVERVIEW	9
	1.1 Processor	9
	1.2 VIDEO	
	1.3 Memory	9
	1.4 INTERNAL BUS STRUCTURE	
	1.4.1 ASB	9
	1.4.2 Video bus	
	1.4.3 APB	
	1.5 SDRAM CONTROLLER	
	1.6 PERIPHERAL DMA	
	1.6.1 Overview 1.6.2 Transfer sizes	
	1.6.3 Fly-by	
	1.6.4 Timing	
	1.6.5 Sound output	
	1.7 Peripherals	
	1.8 POWER MANAGEMENT	
	1.8.1 Clock gating	12
	1.8.2 PMU	12
	1.9 Test and debug	12
2	PIN DESCRIPTION	13
4		
	2.1 256-Pin Diagram	
	2.1.1 MQFP Type	
	2.1.2 FBGA Type	
	2.2 PIN DESCRIPTIONS	
	2.2.1 External Signal Functions	
	2.2.2 Multiple Function Pins 2.2.2.1 PORT A	
	2.2.2.1 FORT A	
	2.2.2.3 PORT C	
	2.2.2.4 PORT D	
	2.2.2.5 PORT E	
	2.2.2.6 USB Transceiver Test & Analog Test	
	2.2.2.7 DMA	
	2.2.2.8 Inverter Chain	23
3	ARM720T MACROCELL	24
5		
	3.1 ARM720T MACROCELL	24
4	MEMORY MAP	25
•		
5	PMU & PLL	27
	5.1 De De	07
	5.1 BLOCK FUNCTIONS	
	5.2 POWER MANAGEMENT	
	5.2.1 State Diagram 5.2.2 Power management states	
	5.2.2 Fower management states	
	5.2.5 Wake-up Debounce and Interrupt	
	5.3 PMU Mode Register (PMUMODE)	
	5.3.2 PMU ID Register (PMUID)	
	5.3.3 PMU Reset /PLL Status Register (PMUSTAT)	
	5.3.4 PMU Clock Control Register (PMUCLK)	
	5.3.5 PMU Debounce Counter Test Register (PMUDBCT)	
	5.3.6 PMU PLL Test Register (PMUPLLTR)	
	5.4 TIMINGS	34



	5.4.1	Reset Sequences of Power On Reset	34
	5.4.2	Software Generated Warm Reset	35
	5.4.3	An Externally generated Warm Reset	35
6	SDRAM	CONTROLLER	
	6.1 SUP	PORTED MEMORY DEVICES	37
		ISTERS	
	6.2.1	SDRAM Controller Configuration Register (SDCON)	
	6.2.2	SDRAM Controller Refresh Timer Register (SDCON)	
	6.2.3	SDRAM Controller Write buffer flush timer Register (SDWBF)	
	6.2. <i>3</i>	SDRAM Controller Write Dajjer Jussi timer Register (SDWDF)	
		'ER-UP INITIALIZATION OF THE SDRAMS	
		AM MEMORY MAP	
		BAACCESSES AND ARBITRATION	
		RGING WRITE BUFFER	
7	STATIC	MEMORY INTERFACE	44
	7.1 Ехт	ERNAL SIGNALS	44
	7.2 Fun	CTIONAL DESCRIPTION	44
	7.2.1	Memory bank select	44
	7.2.2	Access sequencing	
	7.2.3	Wait states generation	45
	7.2.4	Burst read control	45
	7.2.5	Byte lane write control	45
	7.3 Reg	ISTERS	46
	7.3.1	MEM Configuration Register	46
	7.4 Exa	MPLES OF THE SMI READ, WRITE WAIT TIMING DIAGRAM	
	7.4.1	Read normal wait (Non-Sequential mode)	
	7.4.2	Read normal wait (Sequential mode)	
	7.4.3	Read burst wait (Sequential mode).	
	7.4.4	Write normal wait (Sequential mode)	
	7.5 INTE	SRNAL SRAM	
	7.5.1	Remapping Enable Register	
	7.5.2	Remap Source Address Register	
8	LCD CO	NTROLLER	
		EO OPERATION	
		EO OPERATION	
	8.1.1	•	
	8.1.1.1 <i>8.1.2</i>		
		Color/Grayscale Dithering	
	8.1.3 8.1.4	How to order the bit on LD[7:0] output	
		TFT mode ISTERS	
	8.2.1	LCD Power Control	
	8.2.2	LCD Controller Status/Mask and Interrupt Registers	
	8.2.3	LCD DMA Base Address Register	
	8.2.4	LCD DMA Channel Current Address Register	
	8.2.5	LCD Timing 0 Register	
	8.2.6	LCD Timing 1 Register	
	8.2.7	LCD Timing 2 Register	
	8.2.8	LCD Test Register	
	8.2.9	Grayscaler Test Registers	
	8.2.10	LCD Palette registers	
		INGS	
9	FAST AI	MBA PERIPHERALS	64
	9.1 DM	A Controller	64
	9.1.1	External Signals	64
	9.1.2	Registers	
	9.1.2.1	ĂDR0	65



9.1.2.2 ASR	
9.1.2.3 TNR0	
9.1.2.5 CCR0	
9.1.2.7 TNR1	
9.1.2.8 CCR1	
-	
	PICR) 69
	SR)
	ter (XCHCNT)
	ister (TXBUFF)70
	gister (RXBUFF)
9.2.2.6 SPIMMC Reset Register (Res	etReg)71
9.2.3 Timings	
9.2.5 Multimedia Card Host Controlle	r
9.2.6 <i>Registers</i>	
9.2.6.1 MMC Mode Register	
9.2.6.2 MMC Operation Register	
9.2.6.3 MMC Status Register	
9.2.6.4 MMC Interrupt Enable Regist	er
9.2.6.5 MMC Block Size Register	
	ter
	ter
	ister
9.2.6.12 MMC Ready Timeout Regi	ster
9.2.7 Basic Operation in MMC Mode.	
9.2.7.1 Write Operation	
9.2.7.2 Read Operation	
9.3 SMC CONTROLLER	
	CCMD)
	ADR)
	ICDATW)
	CDATR)
9.3.2.5 SMC Configuration Register (SMCCONF)
	ter (SMCTIME)
9.3.2.7 SMC Status Register (SMCST	AT)
9.4 Sound Interface	
9.4.1 External Signals	
9.4.2 Registers	
9.4.2.1 SCONT	
9.4.2.2 SDADR	
9.5 USB SLAVE INTERFACE	
9.5.1 Block Diagram	
9.5.2 Theory of Operation	
•	

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



9.5.4	External Signals	
9.5.5	Registers	
9.5.5.1	GCTRL	
9.5.5.2	EPCTRL	
9.5.5.3	INTMASK	
9.5.5.4	INTSTAT	
9.5.5.5	PWR	
9.5.5.6	DEVID	
9.5.5.7	DEVCLASS	
9.5.5.8	INTCLASS	
9.5.5.9		
9.5.5.1		
9.5.5.1		
9.5.5.1		
9.5.5.1		
10 SLOW	Y AMBA PERIPHERALS	
10.1 ADC	C INTERFACE CONTROLLER	
10.1.1	External Signals	
	Registers	
10.1.2.		
10.1.2.1		
10.1.2.		
10.1.2.		
10.1.2.	e , ,	
10.1.2.		98
10.1.2.		
10.1.2.		98
10.1.2.		90
10.1.2.		
10.1.2.	-	
10.1.2.		
10.1.2.		
)	
	External Signals Registers	
10.2.2.		
10.2.2.1		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.	14 BCLK	
10.2.2.		
10.2.2.	16 GPIO PORT B Enable Register	
10.2.2.	17 CDATA	
10.2.2.	18 CDIR	
10.2.2.		
10.2.2.2		
10.2.2.		
10.2.2.		
10.2.2.		
10.2.2.1		
10.2.2.		



10.2.2.25	DDATA	
10.2.2.26	DDIR	
10.2.2.27	DMASK	
10.2.2.28	DBSTAT	
10.2.2.29	DEDGE	106
10.2.2.30	DCLK	106
10.2.2.31	DPOL	106
10.2.2.32	GPIO PORT D Enable Register	106
10.2.2.33	EDATA	107
10.2.2.34	EDIR	107
10.2.2.35	EMASK	107
10.2.2.36	EBSTAT	107
10.2.2.37	EEDGE	107
10.2.2.38	ECLK	107
10.2.2.39	EPOL	107
10.2.2.40	GPIO PORT E Enable Register	107
10.2.2.41	Tic Test mode Register(TICTMDR)	107
10.2.2.42	PORTA Multi-function Select register(AMULSEL)	
10.2.2.43	SWAP Pin Configuration Register(SWAP)	108
10.2.3 GP	IO Interrupt	108
	IO Rise/Fall Time	
	PT CONTROLLER	
10.3.1 Blo	ck diagram	110
	isters	
10.3.2.1	Interrupt Enable Register (IER)	
10.3.2.2	Interrupt Status Register (ISR)	112
10.3.2.3	IRQ Vector Register (IVR)	
10.3.2.4	Source Vector Register (SVR0 to SVR30)	
10.3.2.5	Interrupt ID Register (IDR)	
10.3.2.6	Priority Set Register (PSR0 to PSR7)	
	Keyboard Interface Controller	
	ernal Signals	
	isters	
10.4.2.1	Keyboard Configuration Register (KBCR)	
10.4.2.2	Keyboard Scanout Register(KBSC)	
10.4.2.3	Keyboard Test Register (KBTR)	
10.4.2.4	Keyboard Value Register (KVR0)	
10.4.2.5	Keyboard Value Register (KVR1)	
10.4.2.6	Keyboard Status Register (KBSR)	
	ERFACE CONTROLLER	
	ernal Signals	
	isters	
	PSDATA	
	PSSTAT	
10.5.2.3	PSCONF	
10.5.2.4	PSINTR	
10.5.2.5	PSTDLO	
10.5.2.6	PSTPRI	
10.5.2.7	PSTXMT	
10.5.2.8	PSTREC	
10.5.2.9	PSPWDN	
	lication Notes	
	neuron roles	
	ernal Signals	
	ictional Description	
	isters	
10.6.3.1	RTC Data Register (RTCDR)	
10.6.3.2	RTC Match Register (RTCMR)	
10.6.3.3	RTC Status Register (RTCS)	
10.6.3.4	RTC Control Register (RTCCR)	
10.0.3.7		120



10.7 TIMER		
10.7.1 Ex	ternal Signals	127
	gisters	
10.7.2.1	Timer [0,1,2] Base Register (T[0,1,2]BASE)	
10.7.2.2	Timer [0,1,2] Count Register (T[0,1,2]COUNT)	
10.7.2.3	Timer [0,1,2] Control Register (T[0,1,2]CTRL)	
10.7.2.4	Timer Top-level Control Register (TOPCTRL)	
10.7.2.5	Timer Status Register (TOPSTAT)	120
10.7.2.6	Timer Lower 32-bit Count Register of 64-bit Counter (T64LOW)	
10.7.2.7	Timer Upper 32-bit Count Register of 64-bit Counter (T64HIGH)	
10.7.2.8	Timer 64-bit Counter Control Register (T64CTRL)	
10.7.2.9	Timer 64-bit Counter Test Register (T64TR)	
10.7.2.10	Timer Lower 32-bit Base Register of 64-bit Counter (T64LBASE)	
10.7.2.11	Timer Upper 32-bit Base Register of 64-bit Counter (T64HBASE)	
10.7.2.12	PWM Channel [0,1] Count Register (P[0,1]COUNT)	
10.7.2.13	PWM Channel [0,1] Width Register (P[0,1]WIDTH)	
10.7.2.14	PWM Channel [0,1] Period Register (P[0,1]PERIOD)	
10.7.2.15	PWM Channel [0,1] Control Register (P[0,1]CTRL)	
10.7.2.16	PWM Channel[0,1] Test Register(P[0,1]PWMTR)	
	SIR	
	ternal Signals	
	gisters	
10.8.2.1	RBR/THR/DLL	
	IER/DLM	
10.8.2.2		
10.8.2.3	IIR/FCR	
10.8.2.4	LCR	
10.8.2.5	MCR	
10.8.2.6	LSR	
10.8.2.7	MSR	
10.8.2.8	SCR	
10.8.2.9	UartEn	
10.8.3 FI	FO Interrupt Mode Operation	
10.9 Watchi	DOG TIMER	
10.9.1 Wa	tchdog Timer Operation	
10.9.1.1	The Watchdog Timer Mode	
10.9.1.2	The Interval Timer Mode	
10.9.1.3	Timing of setting the overflow flag	
10.9.1.4	Timing of clearing the overflow flag	
	gisters	
	WDT Control Register (WDTCTRL)	
10.9.2.1		
10.9.2.2	WDT Status Register (WDTSTAT)	
10.9.2.3	WDT Counter (WDTCNT)	
	amples of Register Setting	
10.9.3.1	Interval Timer Mode	
10.9.3.2	Watchdog Timer Mode with Internal Reset Disable	
10.9.3.3	Watchdog Timer Mode with Manual Reset	
11 DEBUG A	AND TEST INTERFACE	
11.1 0	EW	1 4 77
	RE DEVELOPMENT DEBUG AND TEST INTERFACE	
11.3 TEST AC	CCESS PORT AND BOUNDARY-SCAN	
	set	
11.3.2 Pu	ll up Resistors	148
11.3.3 Ins	truction Register	
11.3.4 Pu	blic Instructions	
	st Data Registers	
	undary Scan Interface Signals	
	TION TEST FEATURES	
12 ELECTR	ICAL CHARACTERISTICS	



		SOLUTE MAXIMUM RATINGS	
	12.2 DC	CHARACTERISTICS	. 162
	12.3 A/I	O CONVERTER ELECTRICAL CHARACTERISTICS	. 163
	12.4 D/A	A CONVERTER ELECTRICAL CHARACTERISTICS	. 164
	12.5 AC	CHARACTERISTICS	. 165
	12.5.1	Static Memory Interface	. 165
		.1 READ Access Timing (Single Mode)	
		.2 READ Access Timing (Burst Mode)	
		.3 WRITE Access Timing	
	12.5.2	SDRAM Interface	. 168
	12.5.3	LCD Interface	. 169
	12.5.4	UART(Universal Asynchronous Receiver Transmitter)	. 171
	12.6 PAC	KAGE	. 172
	12.6.1	Recommended Soldering Conditions	. 172
	12.6.1	.1 MQFP(Metric Quad Flat Pack) Type	. 172
	12.6.1	.2 FBGA(Chip Array Ball Grid Array) Type	. 172
	12.6.2	Pictures of Package Marking	. 173
13	APPE	ENDIX	. 174
	13.1 Dei	EP-SLEEP, WAKE-UP ISSUES OF HMS30C7202 PMU	
	13.1.1	Wake-up	. 174
	13.1.2	Deep-sleep	. 174





LIST OF FIGURES

Figure 5-1 PMU Power Management State Diagram	
Figure 5-2 PMU Cold Reset Event	
Figure 5-3 PMU Software Generated Warm Reset	
Figure 5-4 PMU An Externally Generated Warm Reset	36
Figure 6-1 SDRAM Controller Software Example and Memory Operation Diagram	
Figure 8-1 Video System Block Diagram	52
Figure 8-2 5:6:5 Combination of 16bpp Data	53
Figure 8-3 Palette RAM Entries for 5:6:5 Combination	54
Figure 8-4 Sample Code for 5:6:5 Palette Generation	54
Figure 8-5 LCD Palette Word Bit Field for STN mode	62
Figure 8-6 LCD Palette Word Bit Field for TFT mode	62
Figure 8-7 Example Mono STN LCD Panel Signal Waveforms	
Figure 8-8 Example TFT Signal Waveforms, Start of Frame	
Figure 8-9 Example TFT Signal Waveforms, End of Last Line	63
Figure 9-1 USB Block Diagram	
Figure 9-2 USB Serial Interface Engine	88
Figure 9-3 USB Device Interface Device Controller	
Figure 10-3 Interrupt controller block diagram	
Figure 10-4 A flow chart of the keyboard controller	
Figure 10-5 PS/2 Controller Transmitting Data Timing Diagram	121
Figure 10-6 PS/2 Controller Receiving Data Timing Diagram	122
Figure 10-7 RTC Connection	
Figure 10-8 RTC Block Diagram	
Figure 10-9 WDT Operation in the Watchdog Timer mode	
Figure 10-10 WDT Operation in the Interval Timer mode	143
Figure 10-11 Interrupt Clear in the interval timer mode	
Figure 10-12 Interrupt Clear in the watchdog timer mode with reset disable	
Figure 10-13 Interrupt Clear in the watchdog timer mode with manual reset	146

LIST OF TABLES

Table 2-1 Pin Signal Type Definition 17 Table 2-2 External Signal Functions 19
Table 2-2 External Signal Functions
Table 4-1 Top-level address map 25
Table 4-2 Peripherals Base Addresses
Table 5-1 PMU Register Summary
Table 5-2 PMU Bit Settings for a cold Reset Event within PMUSTAT Register
Table 5-3 PMU Bit Settings for a Software Generated Warm Reset within PMUSTAT Register 35
Table 5-4 PMU Bit Settings for a Warm Reset within PMUSTAT Register
Table 6-1 SDRAM Controller Register Summary
Table 6-2 SDRAM Row/Column Address Map
Table 6-3 SDRAM Device Selection
Table 7-1 Static Memory Controller Register Summary 46
Table 8-1 LCD Colorgrayscale intensities and modulation rates
Table 8-2 How to order the bit on LD[7:0] in 8-bit color STN mode
Table 8-3 LCD Controller Register Summary
Table 9-1 DMA Controller Register Summary 65
Table 10-1 ADC Controller Register Summary 95
Table 10-2 Interrupt controller Configuration
Table 10-3 Interrupt controller Register Summary 111
Table 10-4 Matrix Keyboard Interface Controller Register Summary
Table 10-5 PS/2 Controller Register Summary 119
Table 10-6 Non-AMBA Signals within RTC Core Block
Table 10-7 RTC Register Summary 125
Table 10-8 Timer Register Summary 127
Table 10-9 UART/SIR Register Summary
Table 10-10 Baud Rate with Decimal Divisor at 3.6864MHz Crystal Frequency137
Table 10-11 Watchdog Timer Register Summary143





1 ARCHITECTURAL OVERVIEW

1.1 Processor

The ARM720T core incorporates an 8K unified write-through cache, and an 8 data entry, 4-address entry write buffer. It also incorporates an MMU with a 64 entry TLB, and WinCE enhancements.

1.2 Video

The integrated LCD controller can control STN displays and TFT displays, up to 640x480 (VGA) resolution and 16bit color. On mono displays it can directly generate 16 gray scales.

1.3 Memory

HMS30C7202 incorporates two independent memory controllers. A high-speed 16-bit wide interface connects directly to one or two 16, 64,128 or 256MBit SDRAM devices, supporting DRAM memory sizes in the range 2 to 64MB. A separate 32- bit data path interfaces to ROM or Flash devices. Burst mode ROMs are supported, for increased performance, allowing operating system code to be executed directly from ROM. Since the ROM and SDRAM interfaces are independent, the processor core can execute ROM code simultaneously with video DMA access to the SDRAM, thus increasing total effective memory bandwidth, and hence overall performance.

1.4 Internal Bus Structure

The HMS30C7202 internal bus organization is based upon the AMBA standard, but with some minor modifications to the peripheral buses (the APBs). There are three main buses in the HMS30C7202:

1. The main system bus (the ASB) to which the CPU and memory controllers are connected

2. The fast APB to which high-bandwidth peripherals are connected

3. The slow APB (to which timers, the UART and other low-bandwidth peripherals are connected)

There is also a separate video DMA bus.

1.4.1 ASB

The ASB is designed to allow the ARM continuous access to both, the ROM and the SDRAM interface. The SDRAM controller straddles both the ASB and the video DMA bus so the LCD can access the SDRAM controller simultaneously with activity on the ASB. This means that the ARM can read code from ROM, or access a peripheral, without being interrupted by video DMA.

The HMS30C7202 uses a modified arbiter to control mastership on the main ASB bus. The arbiter only arbitrates on quad-word boundaries, or when the bus is idle. This is to get the best performance with the ARM720T, which uses a quad-word cache line, and also to get the best performance from the SDRAM, which uses a burst size of eight half-words per access. By arbitrating only when the bus is idle or on quad-word boundaries (A[3:2] = 11), it ensures that cache line fills are not broken up, hence SDRAM bursts are not broken up.

The SDRAM controller controls video ASB arbitration. This is explained in 6.5 Arbitration on page 39.

1.4.2 Video bus

The video bus connects the LCD controller with the SDRAM controller. Data transfers are DMA controlled. The video bus consists of an address bus, data bus and control signals to/from the SDRAM controller. The LCD registers are programmed through the fast APB. The SDRAM controller arbitrates between ASB, VGA access requests. Video always has higher priority than ASB access requests. The splitting ASB/video bus allows slow ASB device accesses SDRAM without blocking video DMA.

1.4.3 APB

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.





There are two APB buses, the fast and slow APB bus. The fast APB bus operates at the speed of the ASB, and hosts the USB interface, the sound output interface, the LCD registers, etc. These are the high performance peripherals, which are generally DMA targets. The slow APB peripherals generally operate at the UART crystal clock frequency of 3.6864MHz, though register access via the APB is at ASB speed.

The slow APB peripherals do not support DMA transfers. This arrangement of running most of the peripherals at a slower clock, and reducing the load on the faster bus, results in significantly reduced power consumption. Both APB buses connect to the main ASB bus via bridges. The slow APB bridge takes care of all resynchronization, handing over data and control signals between the ASB and UART clock domains in a safe and reliable manner.

The fast APB Bridge is modified from the normal AMBA Bridge, to allow DMA access to fast APB peripherals. Additional signals from the DMA controller to the APB bridge request select and acknowledge DMA transfers to and from DMA-aware peripherals.

1.5 SDRAM Controller

The SDRAM controller is a key part of the HMS30C7202 architecture. The SDRAM controller has two data ports - one for video DMA and one for the main ASB - and interfaces to 16-bit wide SDRAMs. One to four 16, 64, 128, or 256 Mbit x16-bit devices are supported, giving a memory size ranging from 2 to 64 Mbytes.

The main ASB and video DMA buses are independent, and operate concurrently. The video bus has always higher priority than the main bus.

The video interface consists of address, data and control signals. The video access burst size is fixed to 16 words. The address is non-incrementing for words within a burst (as the SDRAM controller only makes use of the first address for each burst request).

1.6 Peripheral DMA

1.6.1 Overview

HMS30C7202 incorporates a four-channel, general-purpose DMA controller that operates on the ASB. The DMA controller is an AMBA compliant ASB bus master with a higher arbitration priority than the ARM processor, to ensure low DMA latency. Since, however, the main ASB bus always has lower priority access to the SDRAM controller than the video bus, it will always get lower priority access to SDRAM than the LCD.

1.6.2 Transfer sizes

A device that uses the peripheral DMA is the Sound output. The sound output data rate is 88.2KB/sec. To ensure reasonable usage of SDRAM, APB and ASB bandwidth, the transfer sizes to the sound controller is a single word.

The SDRAM controller does a complete quad-word access for every SDRAM access. The maximum SDRAM bandwidth taken by sound device running concurrently is 0.75%.

DMA accesses to Sound blocks are fully AMBA compliant, meaning that a word transfer takes two bus cycles.

1.6.3 Fly-by

The DMA controller is tightly coupled to the fast APB Bridge. In order for the DMA Controller to start a transfer, it must first receive a DMA data request from one of the peripherals; it will then request mastership of the ASB. Once granted, the DMA Controller will retain mastership of the ASB until the requested DMA transaction is completed, which ensures correct data in the DMA peripherals (i.e. the ARM core cannot modify data while a DMA transfer is in progress).

The DMA transfer request is monitored by the Fast APB bridge, which performs the correspondent APB transfer by inverting the read/write line with respect to the ASB and generates a PWRITE signal on the APB. The DMA transfer is acknowledged on the APB by asserting a PSELDMA signal for the given peripheral. The data is timed by PSTB as on a normal APB transfer. The APB address PA is not used for DMA transfers.

The APB bridge receives two signals from the DMA controller called CHAN [1:0], which tells it which DMA channel (peripheral) the DMA access is for. All other information comes from monitoring the ASB bus signals. For example, the direction of transfer comes from BWRITE (the sense is inverted to get the APB signal), and



when the SDRAM transfer completes, comes from the bridge monitoring the BWAIT ASB signal.

1.6.4 Timing

This is detailed in Chapter 9, Fast AMBA Peripherals.

1.6.5 Sound output

In the HMS30C7202, the sound peripheral is connected to the fast APB bus and supported by the DMA controller. (Note that this is compatible with some operating systems, which require DMA-support sound hardware.)

1.7 Peripherals

Universal Serial Bus (USB) device controller

The USB device controller is used to transfer data from/to host system like PC in high-speed (12Mbits/s) mode. No external USB transceiver is necessary.

PS/2 Interface

The PS/2 port can be used with keyboard, mice or other PS/2 compliant devices. In PS/2 mode the pins are open-drain I/Os, as GPIOs they have normal characteristics.

Universal Asynchronous Receiver and Transmitter (UART)

Four UART ports are implemented. One of them supports full modem interface signals. Some pins are used as GPIO or matrix keyboard pins when not used for UART.

IrDA

IrDA uses UART1 for its SIR transfer in 115 Kbit/s speed. The pins are used as GPIO or matrix keyboard pins when not used for IrDA.

Multimedia Card (MMC), Solid State Floppy Disk Card (SSFDC)

MMC or SSFDC memory card can be used as storage device. The pins are used as GPIO when not used for MMC or SSFDC.

Pulse-Width-Modulated (PWM) Interface

Two PWM output signals are generated. The pins are used as GPIO when not used for PWM.

Matrix Keyboard Interface

Matrix keyboard interface supports up to 64 keys. The pins are used as GPIO when not used for matrix keyboards.

General Purpose DMA Channel

One DMA channel is provided for external device that needs DMA access. The pins are used as GPIO when not used for DMA.

DAC

On chip DAC provides 8-bit audio stereo sound.

ADC

A 5 channel ADC is implemented for touch panel, audio input and monitoring of two voltages. No external transistor switch is necessary for touch panel operation.

PLL

CPU, video and USB clocks are generated by three PLL with 3.6864 MHz input clock.

1.8 Power management

The HMS30C7202 incorporates advanced power management functions, allowing the whole device to be put into a standby mode, when only the real time clock runs. The SDRAM is put into low-power self-refresh mode to preserve its contents. The HMS30C7202 may be forced out of this state by either a real-time clock wake-up interrupt, a user wake-up event (which would generally be a user pressing the "on" key) or by the UART ring-indicate input. The power management unit (PMU) controls the safe exit from standby mode to operational mode, ensuring that SDRAM contents are preserved. In addition, halt and slow modes allow the processor to be halted or run at reduced speed to reduce power consumption. The processor can be quickly brought out of the halted state by a peripheral interrupt. The advanced power management unit controls all this functionality. In addition, individual devices and peripherals may be powered down when they are not in use. The HMS30C7202 is designed for battery-powered portable applications and incorporates innovative design features in the bus structure and the PMU to reduce power consumption. The slow APB bus allows





peripherals to be clocked slowly hence reducing power consumption. The use of three buses reduces the number of nodes that are toggled during a data access, and thereby further reducing power consumption. In addition, clocks to peripherals that are not active can also be gated.

1.8.1 Clock gating

The high performance peripherals, such as the SDRAM controller and the LCD controller, run most of the time at high frequencies and careful design, including the use of clock gating, has minimized their power consumption. Any peripherals can be powered down completely when not in use.

1.8.2 PMU

The Power Management Unit (PMU) is used to control the overall state the system is in. The system can be in one of five states:

Run

The system is running normally. All clocks are running (except where gated locally), and the SDRAM controller is performing normal refresh.

Slow

The system operates normally, except the ARM is placed into Fast Bus mode, and hence is clocked at half its normal rate.

Idle

In this mode, the PMU becomes the bus master until there is an interrupt for the CPU, or the peripheral DMA controller requests mastership of the bus.

Sleep

The SDRAM is placed into self-refresh mode, and internal clocks are gated off. This mode can only be entered from Idle mode (that is, the PMU must be ASB master before this mode can be entered). The PMU must get bus mastership to ensure that the system is stopped in a safe state and not, for example, halfway through an SDRAM write. Usually this state is only to be entered briefly, on the way to entering deep sleep mode.

Deep Sleep

In deep sleep mode, the 3.6864MHz oscillator and the PLLs are disabled. This is the lowest power state available. Only the 32kHz oscillator runs. The real time clock and wakeup sections of the PMU are operated from this clock. Everything else is powered down, and SDRAM is in self-refresh mode. This is the normal system "off" mode. Sleep and Deep Sleep modes are exited either by a user wake-up event (generally pressing the "On" key), an RTC wake-up alarm, a device reset request, or by a modem ring indicate event. These interrupt sources go directly to the PMU. In addition, the modem ring indicate signal also goes to the normal interrupt controller to signal an interrupt if there is a ring indicate event in a non-sleep mode.


1.9 Test and debug

The HMS30C7202 incorporates the ARM standard test interface controller (TIC) allowing 32-bit parallel test vectors to be passed onto the internal bus. This allows access to the ARM720T macro-cell core, and also to memory mapped devices and peripherals within the HMS30C7202. In addition, the ARM720T includes support for the ARM debug architecture (Embedded ICE), which makes use of a JTAG boundary scan port to support debug of code on the embedded processor. The same boundary scan port is also used to support a normal pad-ring boundary scan for board level test applications.]

MagnaChip

HMS30C7202N

- **2 PIN DESCRIPTION**
- 2.1 256-Pin Diagram



2.1.1 MQFP Type

Lead Count	Body Size	Body Thickness	Lead Pitch	Lead Form	Standoff
256	28.0X28.0	3.37	.40	1.30	.13
			Note	: All dimen	sions in mm .

Pin No.	PAD Name	Pin No.	PAD Name	Pin No.	PAD Name	Pin No.	PAD Name
1	LD[4]	65	PMBATOK	129	RD[20]	193	uVDDo6
2	LD[3]	66	nPLLENABLE	130	uVDDo2	194	SA[7]
3	LD[2]	67	nTEST	131	RD[19]	195	SA[8]
4	LD[1]	68	nURING	132	RD[18]	196	SA[9]
5	LD[0]	69	nUDTR	133	RD[17]	197	SA[10]
6	KSCANO[1]	70	nUCTS	134	RD[16]	198	SA[11]
7	KSCANO[2]	71	nURTS	135	RD[15]	199	SA[12]


© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



8	KSCANO[0]	72	nUDSR	136	RD[14]	200	SA[13]
9	KSCANO[3]	73	nUDCD	137	RD[13]	201	uVSSo7
10	KSCANO[4]	74	USIN[0]	138	RD[12]	202	SA[14]
11	KSCANO[5]	75	USOUT[0]	139	RD[11]	203	uVDDo7
12	KSCANO[6]	76	USIN[1]	140	RD[10]	204	nSCS[1]
13	KSCANO[7]	77	USOUT[1]	141	RD[9]	205	nSCS[0]
14	KSCANI[0]	78	PORTC[1]	142	RD[8]	206	nSRAS
15	KSCANI[1]	79	PORTC[2]	143	RD[7]	207	nSCAS
16	KSCANI[2]	80	PORTB[6]	144	uVSSo3	208	nSWE
17	KSCANI[3]	81	PORTB[7]	145	RD[6]	209	SCKE[1]
18	KSCANI[4]	82	PORTB[8]	146	uVDDo3	210	SCKE[0]
19	KSCANI[5]	83	PORTB[9]	147	RD[5]	211	SCLK
20	KSCANI[6]	84	PORTB[10]	148	RD[4]	212	SDQMU
21	KSCANI[7]	85	PORTB[11]	149	RD[3]	213	uVSSo8
22	TDI	86	TimerOut	150	RD[2]	214	SDQML
23	ТСК	87	PSDAT	151	RD[1]	215	uVDDo8
24	TMS	88	uVSSo0	152	RD[0]	216	SD[8]
25	nTRST	89	PSCLK	153	RA[0]	217	SD[7]
26	TDO	90	uVDDo0	154	RA[1]	218	SD[9]
27	RTCOSCIN	91	PWM[0]	155	RA[2]	219	SD[6]
28	RTCOSCOUT	92	PWM[1]	156	RA[3]	220	SD[10]
29	OSCIN	93	PORTE[23]	157	RA[4]	221	SD[5]
30	OSCOUT	94	PORTE[22]	158	RA[5]	222	SD[11]
31	uVSSi0	95	uVSSi1	159	uVDDi2	223	uVSSo9
32	TESTSCAN	96	MMCCMD	160	SCAN_EN	224	SD[4]
33	uVDDi0	97	uVDDi1	161	uVSSi2	225	uVDDo9
34	AVDDUSB	98	MMCDAT	162	RA[6]	226	SD[12]
35	AUSBP	99	nMMCCD	163	RA[7]	227	uVDDi3
36	AUSBN	100	MMCCLK	164	uVSSo4	228	SD[3]
37	AVSSUSB	101	nDMAREQ	165	RA[8]	229	uVSSi3
38	PLLVDD[1]	102	nDMAACK	166	uVDDo4	230	SD[13]
39	PLLFILT[1]	103	nRCS[3]	167	RA[9]	231	SD[2]
40	PLLVSS[1]	104	nRCS[2]	168	RA[10]	232	SD[14]
41	PLLFILT[2]	105	nRCS[1]	169	RA[11]	233	SD[1]
42	PLLVDD[0]	106	nRCS[0]	170	RA[12]	234	SD[15]
43	PLLFILT[0]	107	BOOTBIT[1]	171	RA[13]	235	SD[0]
44	PLLVSS[0]	108	BOOTBIT[0]	172	RA[14]	236	uVSSo10
45	AVDDDAC	109	nROE	173	RA[15]	237	LLP
46	ADACR	110	EXPRDY	174	RA[16]	238	uVDDo10
47	ADACL	111	nRWE[3]	175	RA[17]	239	LAC
48	AVSSDAC	112	nRWE[2]	176	RA[18]	240	LBLEN
49	AVDDADC	113	uVSSo1	177	RA[19]	241	LCP
50	AVREFADC	114	nRWE[1]	178	RA[20]	242	LFP
51	ADIN[0]	115	uVDDo1	179	RA[21]	243	
52	ADIN[1]	116	nRWE[0]	180	RA[22]	244	LD[15]
53	ADIN[2]	117	RD[31]	181	uVSSo5	245	LD[14]
54	ADIN[3]	118	RD[30]	182	RA[23]	246	LD[13]
55	ADIN[4]	119	RD[29]	183	uVDDo5	247	LD[12]
56	AVSSADC	120	RD[28]	184	RA[24]	248	LD[11]
57	ATSXP	121	RD[27]	185	SA[3]	249	LD[10]
58	ATSXN	122	RD[26]	186	SA[4]	250	LD[9]
59	ATSYP	123	RD[25]	187	SA[2]	251	LD[8]
60	ATSYN	124	RD[24]	188	SA[5]	252	LD[7]
61	nPMWAKEUP	125	RD[23]	189	SA[1]	253	LD[6]
62	nPOR	126	RD[22]	190	SA[6]	254	uVSSo11
63	nRESET	127	uVSSo2	191	uVSSo6	255	LD[5]
64	PMADAPOK	128	RD[21]	192	SA[0]	256	uVDDo11



2.1.2 FBGA Type



Note : All	dimension	s in mm .

Pin No.	PAD Name	Pin No.	PAD Name	Pin No.	PAD Name	Pin No.	PAD Name
B1	LD[4]	T2	PMBATOK	R16	RD[20]	A15	uVDDo6
C2	LD[3]	R3	nPLLENABLE	P15	uVDDo2	B14	SA[7]
C1	LD[2]	T3	nTEST	P16	RD[19]	A14	SA[8]
D3	LD[1]	P4	nURING	N14	RD[18]	C13	SA[9]
D1	LD[0]	T4	nUDTR	N16	RD[17]	A13	SA[10]
D2	KSCANO[1]	R4	nUCTS	N15	RD[16]	B13	SA[11]
E4	KSCANO[2]	N5	nURTS	M13	RD[15]	D12	SA[12]
E1	KSCANO[0]	T5	nUDSR	M16	RD[14]	A12	SA[13]
E3	KSCANO[3]	P5	nUDCD	M14	RD[13]	C12	uVSSo7
E2	KSCANO[4]	R5	USIN[0]	M15	RD[12]	B12	SA[14]
F5	KSCANO[5]	M6	USOUT[0]	L12	RD[11]	E11	uVDDo7
F4	KSCANO[6]	N6	USIN[1]	L13	RD[10]	D11	nSCS[1]
F1	KSCANO[7]	T6	USOUT[1]	L16	RD[9]	A11	nSCS[0]
F3	KSCANI[0]	P6	PORTC[1]	L14	RD[8]	C11	nSRAS

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



F2	KSCANI[1]	R6	PORTC[2]	L15	RD[7]	B11	nSCAS
G6	KSCANI[2]	L7	PORTB[6]	K11	uVSSo3	F10	nSWE
G5	KSCANI[3]	M7	PORTB[7]	K12	RD[6]	E10	SCKE[1]
G4	KSCANI[4]	N7	PORTB[8]	K13	uVDDo3	D10	SCKE[0]
G1	KSCANI[5]	T7	PORTB[9]	K16	RD[5]	A10	SCLK
G3	KSCANI[6]	P7	PORTB[10]	K14	RD[4]	C10	SDQMU
G2	KSCANI[7]	R7	PORTB[11]	K15	RD[3]	B10	uVSSo8
H7	TDI	K8	TimerOut	J10	RD[2]	G9	SDQML
H6	ТСК	L8	PSDAT	J11	RD[1]	F9	uVDDo8
H5	TMS	M8	uVSSo0	J12	RD[0]	E9	SD[8]
H4	nTRST	N8	PSCLK	J13	RA[0]	D9	SD[7]
H1	TDO	Τ8	uVDDo0	J16	RA[1]	A9	SD[9]
H3	RTCOSCIN	P8	PWM[0]	J14	RA[2]	C9	SD[6]
H2	RTCOSCOUT	R8	PWM[1]	J15	RA[3]	B9	SD[10]
J7	OSCIN	K9	PORTE[23]	H10	RA[4]	G8	SD[5]
J6	OSCOUT	L9	PORTE[22]	H11	RA[5]	F8	SD[11]
J5	uVSSi0	M9	uVSSi1	H12	uVDDi2	E8	uVSSo9
J4	TESTSCAN	N9	MMCCMD	H13	SCAN_EN	D8	SD[4]
J2	uVDDi0	R9	uVDDi1	H15	uVSSi2	B8	uVDDo9
J3	AVDDUSB	P9	MMCDAT	H14	RA[6]	C8	SD[12]
J1	AUSBP	Т9	nMMCCD	H16	RA[7]	A8	uVDDi3
J8	AUSBN	J9	MMCCLK	H9	uVSSo4	H8	SD[3]
K5	AVSSUSB	M10	nDMAREQ	G12	RA[8]	E7	uVSSi3
K4	PLLVDD[1]	N10	nDMAACK	G13	uVDDo4	D7	SD[13]
K2	PLLFILT[1]	R10	nRCS[3]	G15	RA[9]	B7	SD[2]
K3	PLLVSS[1]	P10	nRCS[2]	G14	RA[10]	C7	SD[14]
K6	PLLFILT[2]	L10	nRCS[1]	G11	RA[11]	F7	SD[1]
K7	PLLVDD[0]	K10	nRCS[0]	G10	RA[12]	G7	SD[15]
K1	PLLFILT[0]	T10	BOOTBIT[1]	G16	RA[13]	A7	SD[0]
L6	PLLVSS[0]	L11	BOOTBIT[0]	F11	RA[14]	F6	uVSSo10
L2	AVDDDAC	R11	nROE	F15	RA[15]	B6	LLP
L4	ADACR	N11	EXPRDY	F13	RA[16]	D6	uVDDo10
L3	ADACL	P11	nRWE[3]	F14	RA[17]	C6	LAC
L5	AVSSDAC	M11	nRWE[2]	F12	RA[18]	E6	LBLEN
L1	AVDDADC	T11	uVSSo1	F16	RA[19]	A6	LCP
M4	AVREFADC	N12	nRWE[1]	E13	RA[20]	D5	LFP
M2	ADIN[0]	R12	uVDDo1	E15	RA[21]	B5	LCDEN
M5	ADIN[1]	M12	nRWE[0]	E12	RA[22]	E5	LD[15]
МЗ	ADIN[2]	P12	RD[31]	E14	uVSSo5	C5	LD[14]
M 1	ADIN[3]	T12	RD[30]	E16	RA[23]	A5	LD[13]
N4	ADIN[4]	N13	RD[29]	D13	uVDDo5	D4	LD[12]
N2	AVSSADC	R13	RD[28]	D15	RA[24]	B4	LD[11]
N3	ATSXP	P13	RD[27]	D14	SA[3]	C4	LD[10]
N 1	ATSXN	T13	RD[26]	D16	SA[4]	A4	LD[9]
P2	ATSYP	R14	RD[25]	C15	SA[2]	B3	LD[8]
P1	ATSYN	T14	RD[24]	C16	SA[5]	A3	LD[7]
P3	nPMWAKEUP	P14	RD[23]	C14	SA[1]	C3	LD[6]
R1	nPOR	T15	RD[22]	B16	SA[6]	A2	uVSSo11
R2	nRESET	R15	uVSSo2	B15	uVSSo6	B2	LD[5]
T1	PMADAPOK	T16	RD[21]	A16	SA[0]	A1	uVDDo11
	-			8			

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



2.2 Pin Descriptions

Table 2-2 describes the function of all the external signals to the HMS30C7202.

Туре	Description	Туре	Description
0	Output	OA	Analog Output
I	Input	IA	Analog Input
10	Input/Output	IOA	Analog Input/Output
IS	Input with Schmitt level input threshold	Р	Power input
U	Suffix to indicate integral pull-up	D	Suffix to indicate integral pull-down
m	Suffix to multiple function pin		

Table 2-1 Pin Signal Type Definition

2.2.1 External Signal Functions

Function	Signal Name	Signal Type	Description
	LD[15:0]	Om	LCD data bus. Allow 5:6:5 TFT, color (using [7:0]) or mono, using [3:0] or [7:0]
	LCP	0	LCD clock pulse
LCD	LLP	0	LCD line pulse (Hsync for TFT)
LCD	LFP	0	LCD frame pulse (Vsync for TFT)
	LAC	0	LCD AC bias (clock enable for TFT)
	LCDEN	0	Display enable signal for LCD. Enables high voltage to LCD
	LBLEN	Om	LCD backlight enable
	RA[24:0]	0	ROM address bus
	RD[31:0]	IOm	ROM data bus
Static	nRCS[3:0]	Om	ROM chip select outputs
Memory	nROE	0	ROM output enable signal
Interface	nRWE[3:0]	Om	ROM write enable signals
	EXPRDY		Wait from external I/O
	BOOTBIT[1:0]		8/16/32 bit ROM selection
	SCLK	0	SDRAM clock output
	SCKE[1:0]	0	SDRAM clock enable output
	nSRAS	0	SDRAM RAS output
	nSCAS	0	SDRAM CAS output
SDRAM	nSWE	0	SDRAM write enable output
Interface	nSCS[1:0]	0	SDRAM chip select outputs
	SDQML	0	SDRAM lower data byte enable
	SDQMU	0	SDRAM upper data byte enable
	SD[15:0]	10	SDRAM data bus
	SA[14:0]	0	SDRAM address bus
DMA	nDMAREQ	lm	DMA request input (active Low)
Interface	nDMAACK	Om	DMA acknowledge output
	nUDCD0	lm	UART data carrier detect input
	nUDSR0	lm	UART data set ready input
	nUCTS0	lm	UART clear to send input
UART	USIN[3:0]	lm	UART serial data inputs
UARI	USOUT[3:0]	Om	UART serial data outputs
	nUDTR0	Om	UART data terminal ready
	nURTS0	Om	UART request to send
	nURING0	lm	UART ring input signal (wake-up signal to PMU)
IrDA	IRDIN1	lm	IrDA infra-red data input
IIDA	IRDOUT1	Om	IrDA infra-red data output
USB	AUSBP	AIO	USB positive signal
-	AUSBN	AIO	USB negative signal
		-	

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



Function	Signal Name	Signal Type	Description
	AVDDUSB	Р	USB analog Vdd
	AVSSUSB	Р	USB analog Vss
PWM	PWM[1:0]	Om	Pulse width modulation output
	TIMEROUT	Om	Timer output
Matrix	KSCANO[7:0]	Om	Matrix keyboard scan outputs
Keyboard	KSCANI[7:0]	lm	Matrix keyboard scan inputs
PS/2	PS2D	ODm	PS2 data signal
Interface	PS2CK	ODm	PS2 clock signal
	SSDO	Om	MMC card controller data output
MMC	SSDI	lm	MMC card controller data input
-	SSCLK	Om	MMC card controller clock output
	nSSCS	Om	MMC card controller chip select
	SMD[7:0]	IOm	Smart Media Card (SSFDC) data signals
	nSMWP	Om	Smart Media Card (SSFDC) write protect
	nSMWE	Om	Smart Media Card (SSFDC) write enable
SSFDC	SMALE	Om	Smart Media Card (SSFDC) address latch enable
(SmartCard)	SMCLE	Om	Smart Media Card (SSFDC) command latch enable
(, , , , , , , , , , , , , , , , , , ,	nSMCD	lm	Smart Media Card (SSFDC) card detection signal
	nSMCE	Om	Smart Media Card (SSFDC) chip enable
	nSMRE	Om	Smart Media Card (SSFDC) read enable
	nSMRB	lm	Smart Media Card (SSFDC) READY/nBUSY signal
	ATSXP	10	Touch screen switch X high drive
	ATSXN	0	Touch screen switch X low drive
	ATSYP	10	Touch screen switch Y high drive
ADC	ATSYN	0	Touch screen switch Y low drive
	ADIN[4:0]	AI	ADC inputs for MIC, battery, touch
	AVDDADC	Р	ADC analog Vdd
	AVSSADC	Р	ADC analog Vss
	AVREFADC	AI	ADC reference voltage
	AVDDDAC	Р	DAC analog Vdd
DAC	AVSSDAC	Р	DAC analog Vss
27.0	ADACR	AO	Sound DAC output (Right channel)
	ADACL	AO	Sound DAC output (Left channel)
	PLLVDD[1:0]	Р	PLL analog Vdd
PLL	PLLVSS[1:0]	Р	PLL analog Vss
	PLLFILT[2:0]	AI	External PLL loop filter input pins (1 per PLL)
	PORTA[15:0]	IOm	General purpose input/output signals
	PORTB[11:0]	IOm	General purpose input/output signals
GPIO	PORTC[10:0]	IOm	General purpose input/output signals
	PORTD[8:0]	IOm	General purpose input/output signals
	PORTE[24:0]	IOm	General purpose input/output signals
	nPOR	IS	Power on reset input. Schmitt level input with pullup
Sustem	nPMWAKEUP	IS	Wake-up "on-key" input. Low causes PMU to exit standby state.
System	nRESET	IO	Reset input (also driven out in POR, until the PLL is locked)
	PMADAPOK	I	Adapter power OK
	PMBATOK	I	Main battery OK
	RTCOSCIN		RTC oscillator input
Oscillator	RTCOSCOUT	0	RTC oscillator output
Uscillator	OSCIN	I	Main oscillator input
	OSCOUT	0	Main oscillator output
Digital	VDDCore[3:0]	Р	Core Vdd supply (2.5V)
Digital Power/	VSSCore[3:0]	Р	Core Vss supply
		_	
Ground	VDD[11:0]	Р	IO Vdd supply (3.3V)

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



Function	Signal Name	Signal Type	Description
	TCK	lu	JTAG boundary scan and debug test clock
	nTRST	ld	JTAG boundary scan and debug test reset
JTAG	TMS	lu	JTAG boundary scan and debug test mode select
	TDI	lu	JTAG boundary scan and debug test data input
	TDO	0	JTAG boundary scan and debug test data output
Test	nPLLENABLE	ld	Low to enable PLL. High to bypass PLL with clock from OSCIN
	TESTSCAN	ld	Scan Test Mode Enable
	SCAN_EN	ld	Scan Chain Activated
	nTEST	lu	Test mode select

Table 2-2 External Signal Functions





2.2.2 Multiple Function Pins

2.2.2.1 PORTA

Data Input/Output

Primary (nTEST nPLLENAB ~AEN* & ~AMULSE	,	GPIO Ena (nTEST nPLLENABI AEN & ~AMULSEL	 LE) &	Enable (nTEST	 ABLE) &	BOTH Enable (nTEST nPLLENABLE) & AEN & AMULSEL		Analog Test (~nTEST & ~nPLLENABLE)	
1	0	1	0	1	0	I	0		0
	KSCANOO	PORTA0	PORTA0		PORTA0	PORTA0	PORTA0	TPLL3FREQSEL[0]	
	KSCANO1	PORTA1	PORTA1		PORTA1	PORTA1	PORTA1	TPLL3FREQSEL[1]	
	KSCANO2	PORTA2	PORTA2		PORTA2	PORTA2	PORTA2	TPLL3FREQSEL[2]	
	KSCANO3	PORTA3	PORTA3			PORTA3	PORTA3	TPLL3FREQSEL[3]	
	KSCANO4	PORTA4	PORTA4			PORTA4	PORTA4	TPLL3FREQSEL[4]	
	KSCANO5	PORTA5	PORTA5	USIN2		PORTA5	PORTA5	TPLL3FREQSEL[5]	
	KSCANO6	PORTA6	PORTA6		USOUT2	PORTA6	PORTA6	TPLL3PWDN	
	KSCANO7	PORTA7	PORTA7		IRDOUT	PORTA7	PORTA7		TPLL3CLKOut
KSCANIO		PORTA8	PORTA8		PORTA8	PORTA8	PORTA8		TPLL3CLKQOut
KSCANI1		PORTA9	PORTA9		PORTA9	PORTA9	PORTA9		TPLL3LOCKOut
KSCANI2		PORTA10	PORTA10		PORTA10	PORTA10	PORTA10	TAIOSTOP	
KSCAN13		PORTA11	PORTA11			PORTA11	PORTA11	TACH[0]	
KSCANI4		PORTA12	PORTA12			PORTA12	PORTA12	TACH[1]	
KSCAN15		PORTA13	PORTA13	USIN3		PORTA13	PORTA13	TACH[2]	
KSCANI6		PORTA14	PORTA14		USOUT3	PORTA14	PORTA14	TACH[3]	
KSCAN17		PORTA15	PORTA15	IRDIN		PORTA15	PORTA15	TACH[4]	

* AEN : GPIO PORT A Enable Register (0x8002.301C). ** AMULSEL : GPIO PORT A Multi-Function Select Register (0x8002.30A4).

2.2.2.2 PORT B Data Input/Output

Primary		GPIO Ena		Normal Bypass Normal TEST		-	UART TE		Analog Test		
nTEST	&	nTEST	&	nTEST	&	~nTEST	&	~nTEST	&	~nTEST	&
~nPLLENA	BLE &	~nPLLENA	BLE &	nPLLENAB	LE	nPLLENAB	LE &	nPLLENAE	BLE &	~nPLLE	NABLE
~BEN*		BEN				~BEN		BEN			
1	0	-	0	1	0	-	0	1	0	-	0
nURING		PORTB0	PORTB0	nURING		TBLCLK		nURING			
	nUDTR	PORTB1	PORTB1		nUDTR	TBCCLK			nUDTR		
nUCTS		PORTB2	PORTB2	nUCTS				nUCTS		TACLK	
	nURTS	PORTB3	PORTB3		nURTS				nURTS		TAD[9]
nUDSR		PORTB4	PORTB4	nUDSR				nUDSR			TAD[8]
nUDCD		PORTB5	PORTB5	nUDCD				nUDCD			TAD[7]
PORTB6	PORTB6	PORTB6	PORTB6	TBFCLK		TBFCLK					
PORTB7	PORTB7	PORTB7	PORTB7	TBQFCLK		TBQFCLK					
PORTB8	PORTB8	PORTB8	PORTB8	TBBCLK		TBBCLK					
PORTB9	PORTB9	PORTB9	PORTB9				TACK		TACK		TACK
PORTB10	PORTB10	PORTB10	PORTB10	TBLCLK		TREQB		TREQB		TREQB	
PORTB11	PORTB11	PORTB11	PORTB11	TBCCLK		TREQA		TREQA		TREQA	

* BEN : GPIO PORT B Enable Register (0x8002.303C).



2.2.2.3 PORT C Data Input/Output

put									
Primary (nTEST nPLL	ENABLE) & ~CEN*	GPIO Enab (nTEST r & CEN	D IE NPLLENABLE)	Analog Test ~nTEST & ~nPLLENABLE					
1	0	1	0	I	0				
	TIMEROUT	PORTC0	PORTC0		TAD[2]				
PORTC1	PORTC1	PORTC1	PORTC1		TAD[4]				
PORTC2	PORTC2	PORTC2	PORTC2		TAD[3]				
PSDAT	PSDAT	PORTC3	PORTC3		TAD[1]				
PSCLK	PSCLK	PORTC4	PORTC4		TAD[0]				
	PWM0	PORTC5	PORTC5	TDIOSTOP					
	PWM1	PORTC6	PORTC6	TDLEFT					
nDMAREQ		PORTC7	PORTC7	TDD[2]					
	nDMAACK	PORTC8	PORTC8	TDD[1]					
	nRCS2 / [nRCS2dma]	PORTC9	PORTC9						
	nRCS3	PORTC10	PORTC10	TDD[0]					

* CEN : GPIO PORT C Enable Register (0x8002.305C).

2.2.2.4 PORT D Data Input/Output

ų	ւրսւ						
	Primary (nTEST nPLLENABLE) & ~DEN*		GPIO Enab (nTEST nP & DEN		Analog Test ~nTEST & ~nPLLENABLE		
	1	0	1	0		0	
1		LD8	PORTD0	PORTD0	TPLL1PWDN		
		LD9	PORTD1	PORTD1	TPLL1FREQSEL[0]		
		LD10	PORTD2	PORTD2	TPLL1FREQSEL[1]		
		LD11	PORTD3	PORTD3	TPLL1FREQSEL[2]		
		LD12	PORTD4	PORTD4	TPLL1FREQSEL[3]		
		LD13	PORTD5	PORTD5	TPLL1FREQSEL[4]		
		LD14	PORTD6	PORTD6	TPLL1FREQSEL[5]		
		LD15	PORTD7	PORTD7	TPLL1PCLKIn		
		LBLEN	PORTD8	PORTD8			

• DEN : GPIO PORT D Enable Register (0x8002.307C).



2.2.2.5 PORT E Data Input/Output

Primary (nTEST & ~HalfWordSel ~EEN* ¹)	&	GPIO Enab (nTEST & EE		MultiFunc (nTEST & HalfWordSe ~EEN & ~SWAP* ²)		MultiFunct (nTEST & HalfWordSe ~EEN & SWAP)		Test Mode (~nTEST)		Analog Tes (~nTEST ~nPLLENABL	&
1	0	1	0	1	0	1	0	1	0	1	0
RD16	RD16	PORTE0	PORTE0		nUSBOE	SMD7	SMD7	RD16	RD16		
RD17	RD17	PORTE1	PORTE1		UVPO	SMD6	SMD6	RD17	RD17		
RD18	RD18	PORTE2	PORTE2		UVMO	SMD5	SMD5	RD18	RD18		
RD19	RD19	PORTE3	PORTE3		USUSPEND	SMD4	SMD4	RD19	RD19		
RD20	RD20	PORTE4	PORTE4	URCVIN		SMD3	SMD3	RD20	RD20		
RD21	RD21	PORTE5	PORTE5	UVM		SMD2	SMD2	RD21	RD21		
RD22	RD22	PORTE6	PORTE6	UVP		SMD1	SMD1	RD22	RD22		
RD23	RD23	PORTE7	PORTE7	SMD7	SMD7	SMD0	SMD0	RD23	RD23		
RD24	RD24	PORTE8	PORTE8	SMD6	SMD6		nSMWP	RD24	RD24		
RD25	RD25	PORTE9	PORTE9	SMD5	SMD5		nSMWE	RD25	RD25		
RD26	RD26	PORTE10	PORTE10	SMD4	SMD4		SMALE	RD26	RD26	2	
RD27	RD27	PORTE11	PORTE11	SMD3	SMD3		nSMRE	RD27	RD27	2	
RD28	RD28	PORTE12	PORTE12	SMD2	SMD2		nSMCE	RD28	RD28		
RD29	RD29	PORTE13	PORTE13	SMD1	SMD1	nSMCD		RD29	RD29		
RD30	RD30	PORTE14	PORTE14	SMD0	SMD0		SMCLE	RD30	RD30		
RD31	RD31	PORTE15	PORTE15		nSMWP	nSMRB		RD31	RD31		
	nRW2	PORTE16	PORTE16		nSMWE	Not use	Not use		PORTE16		
	nRW3	PORTE17	PORTE17		SMALE	Not use	Not Use		PORTE17		
MMCCMD / SSDI	MMCCMD/ ZERO	PORTE18	PORTE18		nSMRE		nUSBOE		PORTE18	TDD[6]	
MMCDAT	MMCDAT / SSDO	PORTE19	PORTE19		nSMCE		UVPO		PORTE19	TDD[5]	
nMMCCD	ZERO/ nSSCS	PORTE20	PORTE20	nSMCD			UVMO		PORTE20	TDD[4]	
	MMCCLK / SSCLK	PORTE21	PORTE21		SMCLE		USUSPEND		PORTE21	TDD[3]	
PORTE22	PORTE22	PORTE22	PORTE22	nSMRB		URCVIN			PORTE22	TDD[7]	
PORTE23	PORTE23	PORTE23	PORTE23		PORTE23	UVM			PORTE23	TDRIGHT	
	RA24	PORTE24	PORTE24		RA24	UVP			RA24		Γ

*¹ EEN : GPIO PORT E Enable Register (0x8002.309C). *² SWAP : SWAP Pin Configuration Register (0x8002.30A8).


*³ When HalfWordSel is enable, MultiFunction 1 or 2 is usable instead of Primary RD16~31. To enable HalfWordSel , you should set bottom bits[1:0] of SMI Registers(MEMCFG0~3 on the Table 7-1) to [01 or 10 or 11].

Note : A 32 bit access is not possible without RD16~RD31.

So User should make program to disable PORTE for 32bit access time.

We are not guarantee that the program is alternated 32bit access(RD0~31) with PORTE.





~nTEST & ~LCDEn

~USBTransSel

0

&

~LCDEn & USBTransSel


0

2.2.2.6 USB Transceiver Test & Analog Test Data Input/Output

0

nTEST &

Primary



2.2.2.7 DMA Data Input/Output

nTEST &							
nDMAACK		~nDMAACK					
I 0		1	0				
	nROE		nROEdma				
	nRWE0		nRWE0dma				

- 23 -

2.2.2.8 Inverter Chain

When nTESTANA == 0, BOOTBIT1 \rightarrow nRWE1 (total 50ns delay expected)



3 ARM720T MACROCELL

3.1 ARM720T Macrocell

For details of the ARM720T, please refer to the ARM720T Data Sheet (DDI 0087).

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



4 MEMORY MAP

There are five main memory map divisions, outlined in Table 4-1 Top-level address map

Base Address (Byte)	Base Address (Hex)	Size	Description
0 Mbyte	0x0000.0000	32Mbytes	ROM chip select 0
64 Mbytes	0x0400.0000	32Mbytes	ROM chip select 1
128 Mbytes	0x0800.0000	32Mbytes	ROM chip select 2
192 Mbytes	0x0C00.0000	32Mbytes	ROM chip select 3
256 Mbytes	0x1000.0000	256Mbytes	Reserved
512 Mbytes	0x2000.0000	512Mbytes	Reserved
1024 Mbytes	0x4000.0000	32Mbytes	SDRAM chip select 0
1056 Mbytes	0x4200.0000	32Mbytes	SDRAM chip select 1
1088 Mbytes	0x4400.0000	-	SDRAM mode register chip 0
1120 Mbytes	0x4600.0000		SDRAM mode register chip 1
1152 Mbytes	0x4800.0000	896Mbytes	Reserved
2048 Mbytes	0x8000.0000	336Kbytes	Peripherals

Table 4-1 Top-level address map

The ROM has an address space of 256Mbytes that is split equally between four external ROM chip select. Actual address range for each chip select is 32Mbytes with 25 external address signals.

There is a maximum of 64Mbytes of SDRAM space. Reading from the address space(over 0x4400.0000) above the SDRAM address space(0x4000.0000~0x43ff.ffff) sets the mode registers in the SDRAM (To set the SDRAM mode register, read operation from the ranges of SDRAM mode register is needed. For more information, refer 6.3.).

The peripheral address space is subdivided into three main areas: those on the ASB, the fast APB and the slow APB. The base address for the peripherals is given in Table 3-2: Peripherals base addresses.

Function	Base Address (Hex)	Name	Description
	0x7F00.0000	IntSRAM Base	Internal SRAM
	0x7F00.0800	Reserved	~0x7FFF.FFFF
	0x8000.0000	SDRAMC Base	SDRAM Controller
ASB Peripherals	0x8000.1000	PMU Base	PMU/PLL
ASD Felipileiais	0x8000.2000	Reserved	
	0x8000.3000	BUSC Base	Bus controller
	0x8000.4000	DMAC Base	DMAC
	0x8000.5000	Reserved	~0x8000.FFFF
	0x8001.0000	LCD	LCD
	0x8001.1000	Reserved	
	0x8001.2000	USB Base	USB
Fast APB Peripherals	0x8001.3000	Sound Base	SOUND
1 ast Al DT enpliedais	0x8001.4000	Reserved	
	0x8001.5000	MMC Base	MMC/ SPI
	0x8001.6000	SMC Base	SMC
	0x8001.7000	Reserved	~0x8001.FFFF
Slow APB Peripherals	0x8002.0000	U0 Base	UART 0
	0x8002.1000	U1 Base	UART 1 (support SIR)
	0x8002.2000	KBD Base	KBD
	0x8002.3000	GPIO Base	GPIO
	0x8002.4000	INTC Base	INTC
	0x8002.5000	Timer Base	TIMER
	0x8002.6000	Reserved	~0x8002.7FFF
	0x8002.8000	RTC Base	RTC
	0x8002.9000	ADC Base	ADC
	0x8002.A000	Reserved	
	0x8002.B000	WDT Base	WDT



Function	Base Address (Hex)	Name	Description	
	0x8002.C000	PS2 Base	PS2	
	0x8002.D000	U2 Base	UART2	
	0x8002.E000	U3 Base	UART3	
	0x8002.F000	Reserved		
	0x8003.0000	Reserved		
	0x8003.1000	Reserved	~0x8004.FFFF	

Table 4-2 Peripherals Base Addresses



5 PMU & PLL

The HMS30C7202 is designed primarily for HPC and other portable computing applications. Therefore there are 4 operating modes to reduce power consumption and extend battery life.

- RUN normal operation (used for CPU-intensive tasks)
- SLOW half-speed operation used when the application interacts with a user (e.g. word processing)
- IDLE where the CPU operation is halted but peripherals operation continue (such as screen refresh, or serial communications)
- SLEEP & DEEP SLEEP This mode will be perceived as `OFF' by the user, but the SDRAM contents is maintained and only the real-time clock is running.

The transition between these modes is controlled by the PMU (see also 7.3 Power management states, page 7-5). The PMU is an ASB slave unit to allow the CPU to write to its control registers, and is an ASB master unit to provide the mechanism for stopping the ARM core's internal clock.

5.1 Block Functions

CLOCK generator

The CLOCK generator module controls the PLLs and gating clocks while the PLL outputs are unknow and to ensure that clocks are available during test modes and during RESET sequences.

FCLK (ARM Processor and SDRAM controller clock)

Derived from PLL3, programmable between 49.7664 MHz and 82.944 MHz by a 6-bit register (default frequency is 70.0416 MHz).

There are two methods for updating frequency, depending upon the state of bit 6 of the Clock Control register ClkCtl (see ClkCtl register on page 7-11). If bit 6 is set, then any data written to bits [5:0] of the ClkCtl register are immediately transferred to the pins of PLL3, thus causing the loop to unlock and to mute FCLK. This is only a safe mode of operation if PLL3 frequency and mark-space ratio is guaranteed to be within limits immediately after the Lock Detect signal has become active. If bit 6 is NOT set, then the HMS30C7202 must enter DEEP sleep mode before bits [5:0] of the Clock Control register are transferred to PLL3.

To switch between the two frequencies when bit 6 is not set:

- Software writes the new value into the ClkCtl register
- Set a Real Time Clock Alarm to wake the HMS30C7202 in 2 seconds
- Enter DEEP SLEEP Mode by writing to the PMUMode Register
- The HMS30C7202 will power up with PLL3 running at the new frequency

BCLK

Bus Clock is generated by the PMU by dividing FCLK by 2.

VCLK

VCLK is generated by PLL1 and clocks the LCD controller. The frequency is selectable between 24.8832MHz or 41.472MHz (default is 30.4128 MHz). The VCLK PLL is disabled when on BnRES is active or when the PMU is put into DEEP SLEEP mode. On exit from either of these conditions, the VCLK PLL must be reenabled by software.

Changing Frequency:

- 1. Software must first disable the VCLK pll, by writing a `0' to the PLL1Enable bit of the ClkCtl register.
- 2. Write the new value to the PLL1Freq bit.
- 3. Re-enable the VCLK pll by writing 1 to the PLL1Enable bit.

CCLK

CCLK is generated by PLL2 and clocks the USB block - Nominally 48MHz. The CCLK PLL is disabled when BnRES active or when the PMU is put into DEEP SLEEP mode. On exit from either of these conditions, the CCLK PLL must be re-enabled by software.

PMU state machine

The state machine handles the transition between the power management states described below. The CPU



can write to the PMU mode registers (which is what would typically happens when a user switches off the device) and the state machine will proceed to the commanded state.

5.2 Power management

5.2.1 State Diagram




Figure 5-1 PMU Power Management State Diagram

5.2.2 Power management states

RUN

The system is running normally. All Clocks running (except where gated locally). The SDRAM controller is performing normal refresh.



SLOW

The CPU is switched into FastBus mode, and hence runs at the BCLK rate (half the FCLK rate). This is the default mode after exiting SLEEP Mode.

IDLE

In this mode, the PMU becomes the bus master until there is either a fast or normal interrupt for the CPU, or the peripheral DMA controller requests master-ship of the bus.

This will cause the clocks in the CPU to stop when it attempts an ASB access. This mode can be initiated by writing the PMU_IDLE value to the PMU Mode Register (in RUN or SLOW mode), or by a WakeUp signal while the CPU is in SLEEP or DEEP SLEEP mode.

SLEEP

In this mode, the SDRAM is put into self-refresh mode, and internal clocks are gated off. This mode can only be entered from IDLE mode (the PMU bus master must have mastership of the ASB before this mode can be entered). The PMU must be bus master to ensure that the system is stopped in a safe state, and is not half way through a SDRAM write (for example). Both the Video and Communication clocks should be disabled before entering this state.

Usually this state would only be entered briefly, on the way to entering DEEP SLEEP mode.

DEEP SLEEP

In DEEP SLEEP mode, the 3.6864MHz oscillator and the PLL are disabled. This is the lowest power state available. Only the 32 kHz oscillator runs, driving the real time clock and the PMU. Clocked circuitry in the PMU runs at 4kHz (i.e. the RTC clock divided by 8). Everything else is powered down, and SDRAM is in self refresh mode. This is the normal system "off" mode.

SLEEP and DEEP SLEEP modes are exited either by a user wake-up event (generally pressing the "On" key), or by an RTC wake-up alarm, or by a modem ring indicate event. These interrupt sources go directly to the PMU.

5.2.3 Wake-up Debounce and Interrupt

The Wake-up events are debounced as follows:

Each of the event signals which are liable to noise (nRESET, RTC, nPMWAKEUP, and Modem Ring Indicator, Power Adapter Condition) is re-timed to a 250 Hz clock derived from the low power (4 kHz) clock. After filtering to a quarter of 250 Hz, each event has an associated `sticky' register bit. nPMWAKEUP is an external input, which may be typically connected to an "ON" key.

A `sticky' bit is a register bit that is set by the incoming event, but is only reset by the CPU. Thus should a PLL drop out of lock momentarily (for example) the CPU will be informed of the event, even if the PLL has regained lock by the time the CPU can read its associated register bit.

The nPMWAKEUP, Modem, Real Time Clock, HotSync(GPIOB[10]) and Power Adapter condition inputs are combined to form the PMU Interrupt. Each of these four interrupt sources can wake up from deep-sleep mode individually and all wake-up operation can not mask able. But when wake-up occur, user can mask interrupt signal to inform interrupt controller.

To make use of the nPMWAKEUP Interrupt, (for example) controlling software will need to complete the following tasks:

• Enable the nPMWAKEUP interrupt bit, by writing 1 to bit[11] of the Reset / Status register (PMUSTAT register).

• Once an interrupt has occurred, read the RESET / Status register to identify the source(s) of interrupt. In the case of a nPMWAKEUP event, the register will return 0x10.

• Clear the appropriate `sticky' bit by writing a 1 to the appropriate location (in the nPMWAKEUP case, this will be 0x10.).

But Even though the nPMWAKEUP interrupt mask bit is masked, by writing 0 to bit[11] of the Reset Status register, chip shall wake-up with nPMWAKEUP signal.

PORTB[10] (HotSync) Wake-up Sequence

The HotSync interrupt is OR gated with nPMWAKEUP to support additional wake up sources.

HotSync input signal can be used as a wake up source; they are enabled using the Interrupt MASK Register. After wake up, s/w should program the PORTB Interrupt Mask Register and/or the PMU ResetStatus Register.





One other possible application is to use the nDCD signal, from the UART interface, as a wake up source, by connecting nDCD to a PORTB input. In Deep Sleep mode, nDCD can wake up the system by generating a PORTB interrupt request to the PMU block. The PMU state machine then returns the system to the operational mode.

5.3 Registers

Address	Name	Width	Default	Description
0x8000.1000	PMUMODE	4		PMU Mode Register
0x8000.1010	PMUID	32		PMU ID Register
0x8000.1020	PMUSTAT	17		PMU Reset/PLL Status Register
0x8000.1028	PMUCLK	16	0x1B	PMU Clock Control Register
0x8000.1030	PMUDBCT	9		PMU Debounce Test Register
0x8000.1038	PUMPLLTR	21		PMU PLL Test Register

Table 5-1 PMU Register Summary

5.3.1 PMU Mode Register (PMUMODE)

This read/write register is to change from RUN mode or SLOW mode into a different mode. The encoding is shown below, in PMU Mode encoding. The register can only be accessed in RUN mode or SLOW mode (these are the only modes in which the processor is active). Therefore, the processor will never be able to read values for modes other than mode 0x00 and mode 0x 01. A test controller may read other values as long as clocks are enabled with bit 8 of the PMU Debounce Counter Test Register. For more information, please refer 5.3.6.

							00080001
31				3	2	1	0
				WAKEUP	MODE SEL		
Bits	Туре	Functio	on				
31:4	-	Reserve	ed				
3	R/W	PMADA	a `1' to this bit allows PML POK are both low. Writing mode when PMBATOK and	a `0' to this b	it prevents the	•	
2:0	R/W	Value	PMU Mode encoding				
		0x04	Initialization mode				
		0x01	RUN mode				
		0x00	SLOW mode				
		0x02	IDLE mode				
		0x03	SLEEP mode				
		0x07	DEEP SLEEP mode				

Note: All other values in the above table are undefined.

5.3.2 PMU ID Register (PMUID)

This read-only register returns a unique chip revision ID. Revision 0 of the HMS30C7202 device (the first revision) will return the constant value 0x00720200.

		0,00001010
31		0
0x00720200)	

5.3.3 PMU Reset /PLL Status Register (PMUSTAT)

This read/write register provides status information on power on reset and the PLL status. The allocation is a shown in following two tables: ResetStatus Register Bits. The bits in this register are `sticky' bits. For a definition of a sticky bit, please refer to 5.2.3 Wake-up Debounce and Interrupt. Generally, this register will be



read each time the ARM exits reset mode, so that the ARM can identify what event has caused it to exit from reset mode. 0x80001020

						000000000000000000000000000000000000000
						16
						WARM RESET
14	13	12	11	10	9	8
ADAPTOR INTR	RTC INTR	MRING INTR	WAKEUP INTR	HOTSYNC STATUS	WDT RST	WARM RST STATUS
6	5	4	3	2	1	0
RTC STATUS	MRING STATUS	WAKEUP STATUS	PLL3 LOCK	PLL2 LOCK	PLL1 LOCK	POR STATUS
	ADAPTOR INTR 6 RTC	ADAPTOR INTR 6 5 RTC MRING	ADAPTOR INTRRTC INTRMRING INTR654RTCMRINGWAKEUP	ADAPTOR INTRRTC INTRMRING INTRWAKEUP INTR6543RTCMRINGWAKEUPPLL3	ADAPTOR INTRRTC INTRMRING INTRWAKEUP INTRHOTSYNC STATUS65432RTCMRINGWAKEUPPLL3PLL2	ADAPTOR INTRRTC INTRMRING INTRWAKEUP INTRHOTSYNC STATUSWDT RST654321RTCMRINGWAKEUPPLL3PLL2PLL1

Bits	Туре	Function						
31:17	-	Reserved						
16	W	Warm RESET. Writing a `1' causes nRESET to be ass	erted. Writing `0' has no effect.					
15	R/W	HOTSYNC interrupt Mask. When reads,	When writes to these bits, PM					
		0 = Disable Hotsync interrupt from External pin.	Interrupts will be enabling. `1' enables					
		1 = Enable Hotsync interrupt from External pin.	interrupts to the CPU, `0' masks such					
14	R/W	No External Power Interrupt Mask. When reads,	pt Mask. When reads, activity. Should the enable bit be se					
		0 = Disable PMU interrupt from PMADAPOK LOW.	to one when one of the debounced					
		1 = Enable PMU interrupt from PMADAPOK LOW.	event signals is set, then an interrupt					
13	R/W	RTCEvt Interrupt Mask. When reads,	WILL be generated (i.e. the interrupt					
		0 = Disable PMU interrupt from RTC	is level sensitive, not edge sensitive).					
		1 = Enable PMU interrupt from RTC						
12	R/W	RIEvt Interrupt MASK PMU Interrupt Request / Clear	_					
		When reads,						
		0 = Disable PMU interrupt from MRING						
		1 = Enable PMU interrupt from MRING	_					
11	R/W	OnEvt Interrupt MASK PMU Interrupt Enable						
		When reads,						
		0 = Disable PMU interrupt from nPMWAKEUP						
		1 = Enable PMU interrupt from nPMWAKEUP						
10	R/w	HOTSYNC Event						
		When reads, 0 = Not Hot Sync state; 1 = Hot Sync state	tus					
		When writes, HotSync Interrupt Clear. Writing a `1' to t	his bit clears the event bit					
9	R/w	WDTEvt: Watch Dog Reset (Warm reset)						
		When reads,						
		0 = No Watch dog Timer event occured						
		1 = A Watch dog timer event has ocurred since last cleared						
		When writes, Watch dog Reset Clear. Writing a `1' to this bit clears the event bit						
8	R/w	RESETEvt: Warm RESET Event (debounced)						
		When reads,						
		0 = No Warm RESET event has occurred						
		1 = A Warm RESET event has occurred since last clea						
		When writes, Warm Reset Clear. Writing a `1' to this bi	it clears the event bit.					
7	R/w	PowerFailEvt: ADPATOR NOT OK (debounced)						
		When reads,						
		0 = No Power Fail event since last cleared						
		1 = A Power Fail event has occurred since last cleared						
_		When writes, Power Fail Interrupt Clear. Writing a `1' to	o this bit clears a pending interrupt bit.					
6	R/w	RTCEvt						
		When reads,						
		0 = No Real Time Clock (RTC) calendar wake-up ever						
		1 = Real Time Clock (RTC) calendar wake-up event si						
_		When writes, RTC Interrupt Clear. Writing a `1' to this I	bit clears a pending interrupt bit.					
5	R/w	RIEvt (debounced)						
		When reads,						
		0 = No Modem Ring Indicate wake-up event since last						
		1 = Modem Ring Indicate wake-up event since last cle						
		When writes, RI Interrupt Clear. Writing a `1' to this bit	clears a pending interrupt bit.					



4	R/w	OnEvt (debounced)						
		When reads, 0 = No On key event since last cleared; 1 = On key event since last cleared						
		When writes, OnEvt Interrupt Clear. Writing a `1' to this bit clears a pending interrupt bit.						
3	R/w	PLLLock3						
		When reads,						
		0 = System PLL has been locked since last cleared						
		1 = System PLL has fallen out of lock since last cleared						
		When writes, writing a `1' to this bit causes the PLL3 Unlock event flag to be cleared.						
2	R/w	PLLLock2						
		When reads,						
		0 = Comms PLL has been locked since last cleared						
		1 = Comms PLL has fallen out of lock since last cleared						
		When writes, writing a `1' to this bit causes the PLL2 Unlock event flag to be cleared.						
1	R/w	PLLLock1						
		When reads,						
		0= LCD PLL has been locked since last cleared						
		1= LCD PLL has fallen out of lock since last cleared						
		When writes, writing a `1' to this bit causes the PLL1 Unlock event flag to be cleared.						
0	R/w	PORStatus						
		When reads, 0 = No POR since last cleared; 1 = POR since last cleared						
		When writes, writing a `1' to this bit causes the nPOR event flag to be cleared.						

5.3.4 PMU Clock Control Register (PMUCLK)

This register is used to control the frequency of PLL3, the system clock PLL and PLL1, the LCD clock. Six bits are defined which control the frequency of FCLK, and a further bit is used to control the frequency of PLL1, the LCD clock. The Default (Power on Reset) value for this register is 0x2126. 0x80001028

								0x800010	
15		14	13	12	11	10	9	8	
PLL2 ENAB	LE	PLL1 ENABLE	PLI1 FREO						
7		6	5 4 3 2 1 0						
PLL3 MUTE	E	PLL3 FREQ UPDATE	PLL3 FREQ						
Bits	Туре	Functi	on						
31:16	-	Reserv	ved						
15	R/W	Set for disable		Output wil	be gated until PL	L2 Lock Detec	t (LD) is r	eceived. Reset for	
14	R/W	Set for disable		Dutput wil	be gated until PL	L1 Lock Detec	t (LD) is r	eceived. Reset for	
13:8	R/W	Same	with bit [5:0]. But	t output cl	ock frequency will	be half of PLL3	3 – default	30.4128 MHz	
7	R/W	Set: Pl the clo	LL3 only muted ck. Allows dynar	after nPC nic chang		ubsequent unic quency without	halting ex	on does not mute ecution. Care: this s lock behavior).	
6	R/W	Reset: mode (PLL3 frequenc (default)	y control		updated whe	n PMU e>	kits DEEP SLEEP	
5:0	R/W	Value	Frequency	Value	Frequency				
		0x1B 0x1C 0x1D 0x1E 0x1F 0x20 0x21	49.7664 MHz 51.6096 MHz 53.4528 MHz 55.2960 MHz 57.1392 MHz 58.9824 MHz 60.8256 MHz	0x25 0x26 0x27 0x28 0x29 0x2A 0x2B	68.1984 MHz 70.0416 MHz - d 71.8848 MHz 73.7280 MHz 75.5712 MHz 77.4144 MHz 79.2576 MHz	efault			



0x22	62.6688 MHz	0x2c 81.1008 MHz
0x23	64.5120 MHz	0x2D 82.9440 MHz
0x24	66.3552 MHz	Other values Reserved

IF BIT 6 is `0'

When the CPU writes to bits 5:0 of this register, these bits are stored in a temporary buffer, which is not transferred to the PLL until the next time the PLL lock signal becomes inactive. This means that for a new value to take effect, it is necessary for the device to enter DEEP SLEEP mode first.

IF BIT 6 is `1'

The first effect that writing a new value to bits [5:0] will have is that PLL3 will go out of lock, and the Clock control circuit will immediately inhibit FCLK and BCLK, without first verifying that SDRAM operations have completed.

5.3.5 PMU Debounce Counter Test Register (PMUDBCT)

0x80001030 Bits Function Туре Read Write 31:9 Reserved 8 W Reset: Normal operation Set: Forces FCLK and BLCK to be active in all PMU states (test purposes only) 7:6 Reserved _5 R Selected debounce counter bits Reserved 4 R/W Reset: normal operation Set: disables Bus Request from the PMU to allow CPU to read state machine for test purposes during PMU IDLE state. 3 R/W Prescaler bits Reset: nTEST takes value from input pin Set: forces local test mode 2:0 R/W Select Debounce counter for Value Function 0x0 nPMWAKEUP 0x1 **RING** event 0x3 Power Adapter event 0x4 Warm Reset

In order that the debounce counters (which would normally be clocked at 4 kHz) may be independently exercised and observed, the counters may be triggered and observed using the above registers. **These** registers are for testing only and are not required in normal use.

5.3.6 PMU PLL Test Register (PMUPLLTR)

							0x80001	1038
31		21	20	19	18	17	16	
Reserved	Reserved		Select LCLK, CCLK	Select BCLK	Select PLL T 01(PLL1), 10 11(PLL3)		PLL TEST MUX	
15	14	13	12	11	10	9	8	
PMUTEST	PWRDN1	PWRDN2	PWRDN3	PLL1 Freque	ency			
7	6	5	4	3	2	1	0	
		PLL3 Freque	ency					
								-
Bits Ty	pe Functi	on						_
31:21 -	Reserv	/ed						_
20								_
19								_

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



18:17			
16			
15			
14			
13			
12			
11:6			
5:0			

5.4 Timings

5.4.1 Reset Sequences of Power On Reset




Figure 5-2 PMU Cold Reset Event

In the event of removal and re-application of all power to the HMS30C7202, the following sequence may be typical:

- nPOR input is active. All internal registers are reset to their default values. The PMU drives nRESETout LOW to reset any
 off-chip peripheral devices.
- BnRES becomes active on exit from the nPOR condition. Clocks are enabled temporarily to allow synchronous resets to
 operate.
- The default frequency of FCLK on exit from nPOR will be 70.0416 MHz.
- When FCLK is stable, the CPU clock is released. If the CPU were to read the RESET/Status register at this time, it will return 0x10f as a initial value.
- If you are to clear these flag bits, write 0x10f to the RESET register. (Refer 5.3.4 PMU Reset/PLL Status Register).
- The CPU writes 0x20 to the clock control register, which will set a FCLK speed of 58.9824MHz. The new clock frequency, however, is not adopted until the
- PMU has entered and left DEEP SLEEP mode.
- \bullet The CPU sets a RTC timer alarm to expire in approximately 2 seconds
- The CPU sets DEEP SLEEP into the PMU Mode Register
- The PMU state machine will enter DEEP SLEEP mode (via the intermediate states shown in Figure 5-1: Power Management State Diagram).
- When the RTC timer alarm is activated, the PMU automatically wakes up into SLOW mode, but with the new FCLK



frequency of 58.9824Mhz.

• The CPU may write 0xE120 to the Clock Control register, which enables CCLK and VCLK, and retains the new FCLK frequency.

Bit	Meaning
Bit 0 set:	Power On Reset event has occurred
Bit 1 set:	PLL1 has been `unlocked'
Bit 2 set:	PLL2 has been `unlocked'
Bit 3 set:	PLL3 has been `unlocked'
Table 5-2 PMU Bit Settin	gs for a cold Reset Event within PMUSTAT Register

5.4.2 Software Generated Warm Reset





Figure 5-3 PMU Software Generated Warm Reset

The CPU writes `1' to the WarmReset bit of PMUSTAT register. The PMU drives nRESET low. The internal chip reset, BnRES is driven low. The PMU detects that the bi-directional nRESET pin is low. nRESET is filtered by a de-bounce circuit. Note that this means that nRESET will remain low for a minimum of 16ms. BnRES becomes active once the de-bounced nRESET goes high once more, which disables PLL1 and PLL2. The CPU may read the PMUSTAT register, which will return 0x106:

Bit	Meaning
Bit 1 set:	PLL1 has been `unlocked'
Bit 2 set:	PLL2 has been `unlocked'
Bit 8 set:	A RESET event has occurred.

Table 5-3 PMU Bit Settings for a Software Generated Warm Reset within PMUSTAT Register








Figure 5-4 PMU An Externally Generated Warm Reset

nRESET is driven to `0' by external hardware. The nRESET input is filtered by a de-bounce circuit. Note that this means that nRESET must remain low for a minimum of 40ms. BnRES (the on-chip reset signal) becomes active as soon as nRESET is low, and high once the de-bounced nRESET goes high once more. BnRES disables PLL1 and PLL2. The CPU may read the RESET register, which will return 0x106:

Bit	Meaning	
Bit 1 set:	PLL1 has been `unlocked'	
Bit 2 set:	PLL2 has been `unlocked'	
Bit 8 set:	A RESET event has occurred.	

Table 5-4 PMU Bit Settings for a Warm Reset within PMUSTAT Register

Note

The internal chip reset, BnRES, remains active for 20ms after an externally generated nRESET. External devices should not assume that the HMS30C7202 is in an active state during this period.



6 SDRAM CONTROLLER

The SDRAM controller operates at the full CPU core frequency (FCLK = SCLK) and is connected to the core via the ASB bus. Internally the SDRAM controller arbitrates between access requests from the main AMBA bus, and the video bus.

It can control up to two SDRAMs of 16Mx16 density maximum. To reduce the system power consumption it can power down these individually using the Clock Enable (CKE). When the MCU is in standby mode the SDRAMs are powered down into self-refresh mode.

SDRAMs achieve the highest throughput when accessed sequentially – like video data. However accesses from the core are less regular. The SDRAM controller uses access predictability to maximize the memory interface bandwidth by having access to the LCD address buses.

Video accesses to the SDRAM occur in fixed-burst lengths of 16 words; At each Video access, SDRAM controller issues 4 consecutive "Read" commands of which burst length is 8 half-word. So, If you want to get the successive 16 words, the start address of SDRAM read must be arranged to 4-Word(8-HalfWord) boundary - The start address of SDRAM must be 0xXXXX_XX0.

ARM and DMA controller accesses occur in a fixed-burst length of four words. If the requested accesses are shorter than four words, then the extra data is ignored. In Addition, ARM/DMA Access SDRAM Controller discards the data of which the address is not sequentially increased. For example, If ARM do the 4-Word "Idm(load Block data)" of which start address is 0x4000_0004, the Address output from SDRAM Controller to SDRAM is start from 2 (just 4bits from LBS). SDRAM do the 8-HalfWord Burst Read and it's address sequence is 2-3-4-5-6-7-0-1. In that case, SDRAM Controller discards data from address 0,1 and jost get the 6-HalfWard Data(Address from 2 to 7). After that, SDRAM Controller issue the "Read" Command again of which Start address to SDRAM is 8 and gets the 2-HalfWord data(data from SDRAM address 8,9).

FEATURES

- 16 Bits wide external bus interface (two access requires for each word)
- Supports 16/64/128/256Mbit device
- Supports 2~64 Mbytes in up to two devices (the size of each memory device may be different)
- Programmable CAS latency
- Supports 2/4 banks with page lengths of 256 or 512 half words
- Programmable Auto Refresh Timer
- Support low power mode when IDLE (each device's CKE is disable individually).
- Support External Device interface with DMA channel 2.

6.1 Supported Memory Devices

2-64Mbytes of SDRAM are supported with any combination of one or two 16/64/128/256Mbit devices. Each device is mapped to a 32 Mbyte address space. The MMU (memory management unit) maps different device combinations (e.g. 16- and 64Mbit devices) into a continuous address space for the ARM core. Note that 16Mbit devices appear eight times, and 64Mbit devices appear twice in the memory map.

Total Memory	16Mbit devices	64Mbit devices	128Mbit devices	256Mbit devices
2Mbyte	1	-	-	-
4Mbyte	2	-	-	-
8Mbyte	-	1	-	-
16Mbyte	-	2	1	-
32Mbyte	-	-	2	1
64Mbyte	-	-	-	2



Note

The MMU (memory management unit) must be programmed according to the actual memory configuration (combination of 16/64/128/256 Mbit SDRAMs).

The SDRAM controller allows up to four memory banks to be open simultaneously. The open banks may exist in different physical SDRAM devices.

6.2 Registers

The SDRAM controller has four registers: the configuration, refresh timer, the Write Buffer Flush timer and wait driver. The configuration register's main function is to specify the number of SDRAMs connected, and whether they are 2- or 4-bank devices. The refresh timer gives the number of BCLK ticks that need to be counted inbetween each refresh period. The Write Buffer Flush timer is used to set the number of BCLK ticks since the last write operation, before the write buffer's contents are transferred to SDRAM. The wait driver is used to set wait delay for external slow device.

Address	Name	Width	Default	Description
0x8000.0000	SDCON	32	0x00700000	Configuration register
0x8000.0004	SDREF	16	0x0080	Refresh timer
0x8000.0008	SDWBF	3	0x1	Write back buffer flush timer
0x8000.000C	SDWAIT	4	0x1	Wait driver register

Table 6-1 SDRAM Controller Register Summary

In addition to the SDRAM control registers, the ARM may access the SDRAM mode registers by writing to a 64MByte address space referenced from the SDRAM mode register base address. Writing to the SDRAM mode registers is discussed further in 6.3 Power-up Initialization of the SDRAMs.

6.2.1 SDRAM Controller Configuration Register (SDCON)

31	30		24	23	22	21	20	40	40	47		7	c		3	2	
S1	30 S0	-	24 W	R	A	C1	20 C0	D	C	B	-	7 E1	• B1	-	E0	Z B0	-
D'11-		T															
Bits		Туре		nction	-	0.0											
31:3	0	R				ler Sta		01:Bus	NV 00-I	dlo							
24		R/W						t purpo		ule							
23		R/W						fresh e									
			1 =	the S	DRAM	contro	oller pr	ovides	refres	h cont	rol						
			0 =	the S	DRAM	contro	oller do	oes not	provid	de refre	esh						
22		R/W	Aut	to pre-	charge	e on AS	SB acc	esses									
						arge (d	,										
			0 <u>–</u>	no 01	ita nra.	charge	2										
									^ \ / ^ 	ntrollo		. "Doo	<u>ما ۸۸ / ما ب</u>	م ، سانه ا		ro oho	"""
			lf a	uto pr	e-char	ge is e	nablec				r issue	s "Rea	d/Writ	e with	Auto P	re-cha	rge"
			lf a cor	uto pro nmano	e-char d inste	ge is e ad of n	nablec ormal	"Read	/Write	comn	nand.						-
			lf a cor So,	uto pro nmano , SDR/	e-char d inste AM coi	ge is e ad of n ntroller	nablec ormal gener	"Read	/Write" Active	' comn " comr		efore	each F	Read/V	Vrite op	eratio	n.
			lf a cor So, If a	uto pro nmano , SDR/ uto-pro	e-charg d inste AM coi e-char	ge is e ad of n ntroller ge is d	nablec ormal gener isablec	"Read/ ates " d, SDR	/Write" Active AM co	' comn " comr ontrolle	nand. mand b	efore (norma	each F	Read/V	Vrite op	eratio	n.
			If a cor So, If a and So,	uto pro mmano , SDR/ uto-pro d SDR , SDR	e-char d inste AM cor e-char AM pa AM Co	ge is e ad of n ntroller ge is d ge tha ontrolle	nablec ormal gener isablec t is acc er auto	"Read, ates ". d, SDR cessed matica	Write" Active AM co before Illy iss	' comn " comr ontrolle e rema ues "P	nand. mand b er uses ains act re-chai	efore norma tive. rge" c	each R al "Rea ommai	Read/V ad/Writ	Vrite op æ" com y in th	eration mand e case	n. e that
			If a cor So, If a and So, On	uto pro mmano SDR/ uto-pro SDR SDR e SDR	e-char d inste AM coi e-char AM pa AM Co AM pa	ge is e ad of n ntroller ge is d ge tha ontrolle	nablec ormal gener isablec t is acc er auto	"Read, ates ". d, SDR cessed matica	Write" Active AM co before Illy iss	' comn " comr ontrolle e rema ues "P	nand. mand b er uses ains act	efore norma tive. rge" c	each R al "Rea ommai	Read/V ad/Writ	Vrite op æ" com y in th	eration mand e case	n. e that
			If a cor So, If a and So, On	uto pro mmano , SDR/ uto-pro d SDR , SDR	e-char d inste AM coi e-char AM pa AM Co AM pa	ge is e ad of n ntroller ge is d ge tha ontrolle	nablec ormal gener isablec t is acc er auto	"Read, ates ". d, SDR cessed matica	Write" Active AM co before Illy iss	' comn " comr ontrolle e rema ues "P	nand. mand b er uses ains act re-chai	efore norma tive. rge" c	each R al "Rea ommai	Read/V ad/Writ	Vrite op æ" com y in th	eration mand e case	n. e that
			If a cor So, If a and So, On sar	uto pro mmano , SDR/ uto-pro d SDR , SDR e SDR ne bar	e-char d instea AM cor e-char AM pa AM Co AM pa AM pa hk.	ge is e ad of n ntroller ge is d ge tha ontrolle age is	nablec ormal gener isablec t is acc er auto active	"Read, ates ". d, SDR cessed matica and th	Write" Active AM co before ally issu are is	' comn " comr ontrolle e rema ues "P need	nand. mand b er uses ains act re-chai to reac	efore o norma ive. rge" co d/write	each R al "Rea ommai the ot	Read/V ad/Writ nd onl her pa	Vrite op æ" com y in th age ade	peration nmand e case dress i	n. e that in the
			If a cor So, If a and So, On sar You	uto pro nmano , SDR/ uto-pro d SDR , SDR e SDR ne bar u had l	e-char d inste AM cor e-char AM pa AM Co AM pa AM pa hk.	ge is e ad of n ntroller ge is d ge tha ontrolle age is disable	nablec ormal gener isablec t is acc er auto active	"Read, ates ". d, SDR cessed matica and th pre-cha	Write" Active AM cc before Illy issuere is	' comn " comr ontrolle e rema ues "P need	nand. mand b er uses ains act re-chai	efore o norma tive. rge" co d/write	each R al "Rea ommai the of DRAM	Read/W ad/Writ and onl ther pa access	Vrite op æ" com y in th age ade ses occ	peration nmand e case dress i cur in t	n. e that in the he
			If a cor So, If a and So, On sar You	uto pro nmano , SDR, uto-pro d SDR , SDR e SDR ne bar u had I ne pag	e-char d instead AM cor e-char AM pa AM Co AM pa AM co AM pa hk.	ge is e ad of n ntroller ge is d ge tha ontrolle age is disable	nablec ormal gener isablec t is acc er auto active e auto j - You c	"Read, ates " d, SDR cessed matica and th pre-cha	Write" Active AM cc before Illy issuere is	' comn " comr ontrolle e rema ues "P need	nand. mand b er uses ains act ire-chai to reac	efore o norma tive. rge" co d/write	each R al "Rea ommai the of DRAM	Read/W ad/Writ and onl ther pa access	Vrite op æ" com y in th age ade ses occ	peration nmand e case dress i cur in t	n. e that in the he
21:2	0	R/W	If a cor So, If a and So, On sar You sar "Pr	uto pro mmano , SDR/ uto-pro d SDR d SDR e SDR ne bar ne bar ne pag e-char	e-char d instead AM cor e-char AM pa AM Co AM pa AM co AM pa hk.	ge is e ad of n ntroller ge is d ge tha ontrolle age is disable ndary	nablec ormal gener isablec t is acc er auto active auto (- You c e" com	"Read, ates " d, SDR cessed matica and th pre-cha	Write" Active AM co before lly issuere is arge bi form S	comn controlle e rema ues "P need it, if a r	nand. mand b er uses ains act ire-chai to reac	efore o norma ive. rge" co d/write r of SE d/Write	each R al "Rea ommai the of DRAM	Read/W ad/Writ and onl ther pa access mand	Vrite op æ" com y in th age ade ses occ	peration nmand e case dress i cur in t	n. e that in the he
	-	R/W R/W	If a cor So, If a and So, On sar You sar "Pr 	uto pro mmano , SDR/ uto-pro d SDR d SDR e SDR ne bar ne bar ne pag e-char CAS la	e-charg d instead AM coi e-char AM pa AM Co AM pa AM Co AM pa hk. oetter o ge bou ge bou ge &	ge is e ad of n ntroller ge is d ge tha ontrolle age is disable ndary	nablec ormal gener isablec t is acc er auto active auto (- You c - You c - 'CAS	"Read, ates ". d, SDR cessed and th ore-cha can per mand.	Write" Active AM co before lly issuere is arge bi form S	comn controlle e rema ues "P need it, if a r	nand. mand b er uses ains act ire-char to reac number M "Rea	efore o norma ive. rge" co d/write r of SE d/Write	each R al "Rea ommai the of DRAM e" com	Read/W ad/Writ and onl ther pa access mand	Vrite op æ" com y in th age ade ses occ	peration nmand e case dress i cur in t	n. e that in the he
<u>21:2</u> 19	-		If a cor So, If a and So, On sar You sar "Pr <u>11:</u> SD	uto pro mmano , SDR, uto-pro d SDR , SDR e SDR ne bar u had I ne pag e-char <u>CAS Ia</u> RAM I	e-char d instead AM cor e-char AM pa AM Co AM pa AM Co AM pa ak. oetter o ge bou ge " & atency ous tri-	ge is e ad of n ntroller ge is d ge tha ontrolle age is disable ndary "Active <u>3 10</u> state c	nablec ormal gener isablec t is acc r auto active auto (- You c r com :CAS	"Read, ates ". d, SDR cessed matica and th pre-cha can per mand. latency	Write" Active AM cc before illy issi- iere is arge bi- form \$ <u>v2 0</u>	comn controlle e rema ues "P need it, if a r SDRAM	nand. mand b er uses ains act ire-char to reac number M "Rea	efore of norma rive. rge" ca d/write r of SE d/Write	each R al "Rea ommai the of 0RAM e" com	Read/Writ ad/Writ nd onl her pa access mand erved	Vrite op æ" com y in th age ade ses occ	peration nmand e case dress i cur in t	n. e that in the he



		This bit should be cleared before the IC enters a low power mode. Driving the data lines
		avoids floating inputs that could increase device power consumption. During normal
		operation the D bit should be set, to avoid data bus drive conflicts with SDRAM.
18	R/W	SDRAM clock enable control
		0 = the clock of IDLE devices are disabled to save power (default)
		1 = all clock enables are driven HIGH continuously
17	R/W	Write buffer enable
		Value = 1 if the write buffer is enabled
		Value = 0 if the write buffer is disabled
7	R/W	1 = a device is present at address range 32-64Mbyte
		0 = no device present at address range 32-64Mbyte
		The bit E is used to control the auto-refresh
6	R/W	Specifies the number of banks of the SDRAM at address range 32-64Mbyte
		1 = the SDRAM is a four-bank device
		0 = the SDRAM is a two-bank device
3	R/W	1 = a device is present at address range 0-32MByte
		0 = no device present at address range 0-32Mbyte
		The bit E is used to control the auto-refresh
2	R/W	Specifies the number of banks of the SDRAM at address range 0-32Mbyte
		1 = the SDRAM is a four-bank device
		0 = the SDRAM is a two-bank device
2	R/W	1 = the SDRAM is a four-bank device

The SDRAM controller powers-up with E[1:0]=00 and R=0. This indicates that the memory interface is IDLE. Next, the software should set at least one E bit to 1 with the R bit 0. This will cause both devices to be precharged (if present). The next operation in the initialization sequence is to auto-refresh the SDRAMs. Note that the number of refresh operations required is device-dependent. Set R=1 and E[1:0]=00 to start the auto-refresh process. Software will have to ensure that the prescribed number of refresh cycles is completed before moving on to the next step. The final step in the sequence is to set R=1 and to set the E bits corresponding to the populated slots. This will put the SDRAM controller (and the SDRAMs) in their normal operational mode. After that SDRAM mode register (in the SDRAM, not SDCON) must be initialized as to Write Burst Mode = "Programmed Burst Length", Burst Type = "Sequential", Burst Length = "8".




Figure 6-1 SDRAM Controller Software Example and Memory Operation Diagram

- 39 -





6.2.2 SDRAM Controller Refresh Timer Register (SDREF)

0x8000.0004

Reserved SDREF			
Bits	Туре	Function	
15:0	R/W	A 16-bit read/write register that is programmed with the number of BCLK ticks that should be counted between SDRAM refresh cycles. For example, for the common refresh period of 16us, and a BCLK frequency of 50MHz, the following value should be programmed into it: 16x10-6 * 50x106 = 800 The refresh timer defaults to a value of 128, which for a 16us refresh period assumes a worst case (i.e. slowest) clock rate of: 128/(16x10E-6) = 8 MHz The refresh register should be programmed as early as possible in the system start-up procedure, and in the first few cycles if the system clock is less than 8MHz.	

6.2.3 SDRAM Controller Write buffer flush timer Register (SDWBF)

				0x8000.0008
-				2 - 0
Reserv	ved			SDWBF
Bits	Туре	Function		
2:0	R/W		ite register that sets the time-out value for flue e times are given in the following table. BCLK ticks between time-outs	shing the quad word merging
		111	128	
		110	64	
		101	32	
		100	16	
		011	8	
		010	4	
		001	2	
		000	Time-out disabled	

6.2.4 SDRAM Controller Wait Driver Register (SDWAIT)

0x8000.	0000
0,0000.	.0000

-		3 - 0
Reserv	red	SDWAIT
Bits	Туре	Function
3:0	R/W	This value specifies the waited delay time (BLCK cycles) of the BWAIT signal of the system bus (AMBA ASB); default value is 1. This register affects only the external device with DMA channel-2 operation and does not affect channel-0 and channel-1. During access to the external device with DMA channel-2, Write-Back buffer is always enable even if SDCON (SDRAM Controller Configuration Register)'s W bit (Write-Back buffer enable) is reset (disabling the operation of Write-Back Buffer).

6.3 Power-up Initialization of the SDRAMs

The SDRAMs are initialized by applying power, waiting a prescribed amount of settling time (typically 100us), performing at least 2 auto-refresh cycles and then writing to the SDRAM mode register. The exact sequence is



SDRAM device-dependent.

The settling time is referenced from when the SDRAM CLK starts. The processor should wait for the settling time before enabling the SDRAM controller refreshes, by setting the R bit in the SDRAM control register. The SDRAM controller automatically provides an auto refresh cycle for every refresh period programmed into the Refresh Timer when the R bit is set. The processor must wait for sufficient time to allow the manufacturer's specified number of auto-refresh cycles before writing to the SDRAM's mode register.

The SDRAM's mode register is written to via its address pins (A[14:0]). Hence, when the processor wishes to write to the mode register, it should read from the binary address (AMBA address bits [24:9]), which gives the binary pattern on A[14:0] which is to be written. The mode register of each of the SDRAMs may be written to by reading from a 64Mbyte address space from the SDRAM mode register base address. The correspondence between the AMBA address bits and the SDRAM address lines (A[14:0]) is given in the Row address mapping of Table 6-2 SDRAM Row/Column Address Map. Bits [25] of the AMBA address bus select the device to be initialized.

The SDRAM must be initialized to have the same CAS latency as is programmed into C[1:0] bits of the SDRAM control register, and always to have a burst length of 8.

6.4 SDRAM Memory Map

The SDRAM controller can interface with up to two SDRAMs of 1Mx16, 4Mx16, 8Mx16 or 16Mx16 density. The SDRAMs may be organized in either two or four banks. The controller can address 64Mbyte, subdivided into two 32Mbyte blocks, one for each SDRAMs.

The mapping of the AMBA address bus to the SDRAM row and column addresses is given in Table 6-2. The first row of the diagram indicates the SDRAM Controller Address output (SA[14:0]) and the SDRAM address bit (BS1, BS0,A12~A0); If you use 64Mbit SDRAM, you should connect A11~A0 to SA[11:0] and BS0~1 to SA[13:12].

The remaining numbers indicate the AMBA address bits MBA[24:1].

SDRAM ADDR	SA[14] A12	SA[13] BS0	SA[12] BS1	SA[11] A11	SA[10] A10	SA[9] A9	SA[8] A8	SA[7] A7	SA[6 A6	SA[5] A5	SA[4 A4	SA[3] A3	SA[2] A2	SA[1] A1	SA[0] A0
Row 16Mbit	24	10*	9*	22	20*	Note 1	19*	18*	17*	16*	15*	14*	13*	12*	11*
Col 16Mbit	24	10*	9*	Note1	20	Note 1	23	8*	7*	6*	5*	4*	3*	2*	Note2
Row 64Mbit	24	10*	9*	22*	20*	21*	19*	18*	17*	16*	15*	14*	13*	12*	11*
Col 64Mbit	24	10*	9*	22	20	21	23	8*	7*	6*	5*	4*	3*	2*	Note2
Row 128Mbit	24	10*	9*	22*	20*	21*	19*	18*	18*	16*	15*	14*	13*	12*	11*
Col 128Mbit	24	10*	9*	22	20	21	23*	8*	7*	6*	5*	4*	3*	2*	Note2
Row 256Mbit	24*	10*	9*	22*	20*	21*	19*	18*	18*	16*	15*	14*	13*	12*	11*
Col 256Mbit	24	10*	9*	22	20	21	23*	8*	7*	6*	5*	4*	3*	2*	Note2
Mode Write	24*	10*	9*	22*	20*	21*	19*	18*	17*	16*	15*	14*	13*	12*	11*
Summary	24	10	9	22	20	21	19/23	18/8	17/7	16/6	15/5	14/4	13/3	12/2	11*

Table 6-2 SDRAM Row/Column Address Map

Notes

(1) For the 16Mbit device, SDRAM address line A11 should be connected to the HMS30C7202 pin SA[13](BS0), and the SDRAM address line A9 should be connected to the HMS30C7202 pin SA[12](BS1). The HMS30C7202 address lines SA[11] and SA[9] should not be connected.

(2) Since all burst accesses commence on a word boundary, and SDRAM addresses are non-incrementing (the address incremented is internal to the device), column address zero will always be driven to logic `0'.

* An asterisk denotes the address lines that are used by the SDRAM.

The start address of each SDRAM is fixed to a 32Mbyte boundary. The memory management unit will be used to map the actual banks that exist into contiguous memory as seen by the ARM. Bits [25] of the AMBA address





bus select the device to be initialized, as described in Table 6-3.

A25	Device selected
0	Device 0
1	Device 1

Table 6-3 SDRAM Device Selection

6.5 AMBA Accesses and Arbitration

The SDRAM controller bridges both the AMBA Main and Video buses. On the Main bus, the SDRAM appears as a normal slave device. On the Video DMA bus, the SDRAM controller integrates the functions of the bus arbiter and address decoder. Writes from the main bus may be merged in the quad word merging write buffer. A Main/Video arbiter according to the following sequence arbitrates access requests from either the Main or Video buses:

Highest Priority: LCD

Refresh request

Lowest Priority: Main bus peripheral (PMU, ARM, DMA)--order determined by Main bus arbiter.

Video SDRAM accesses always occur in bursts of 16 words. Once a burst has started, the SDRAM controller provides data without wait states. Video data is only read from SDRAM, no write path is supported.

If a refresh cycle is requested, then it will have lower priority than the Video bus, but will be higher than any other accesses from the Main bus. Assuming a worst-case BCLK frequency of 8MHz, the maximum, worst-case latency that the arbitration scheme enforces is 11.5us before a refresh cycle can take place. This is comfortably within the 16us limit. Note that the 2 external SDRAM devices are refreshed on 2 consecutive clock cycles to reduce the peak current demand on the power source.

The arbitration of the Main bus is left to the Main bus arbiter. Data transfers requested from the Main bus always occur as a burst of eight half-word accesses to SDRAM. The Main bus arbiter cannot break into access requests from the Main bus. In the case where fewer than four words are actually requested by the Main bus peripheral, the excess data from the SDRAM is ignored by the SDRAM controller in the case of read operations, or masked in the case of writes. In the case where more than four words are actually requested by the Main bus peripheral, the SDRAM controller asserts BLAST to force the ASB decoder to break the burst.

In the case of word/half-word/byte misalignment to a quad word boundary (when any of address bits [3:0] are non-zero at the start of the transfer), BLAST is asserted at the next quad word boundary (bits 3, 2, 1 and 0 properly set 1 for each type) to force the ASB decoder to break the burst.

Sequential half word (or byte) reads are supported and the controller asserting BLAST at quad word boundary.

In the case of byte or half word reads, data is replicated across the whole of the ASB data bus.

Data bus for word access:

 31
 23
 15
 7
 0

 d31 d30 d29 d28 d27 d26 d25 d24 d23 d22 d21 d20 d19 d18 d17 d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0

Data bus for half word access:

 31
 23
 15
 7
 0

 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0

Data bus for byte access:

 31
 23
 15
 7
 0

 d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0
 d7 d6 d5 d4 d3 d2 d1 d0
 d7 d6 d5 d4 d3 d2 d1 d0

6.6 Merging Write Buffer

An eight word merging Write-Buffer is implemented in the SDRAM controller to improve write performance. The write buffer can be disabled, but its operation is completely transparent to the programmer. The eight words of the buffer are split into two quad words, the same size as all data transactions to the SDRAMs. The split into two quad words allows one quad word to be written to at the same time as the contents of the other



are being transferred to SDRAM. The quad word buffer currently being written to may be accessed with noncontiguous word, half word or byte writes, which will be merged into a single quad word. The buffered quad word will be transferred to the SDRAM when:

- There is a write to an SDRAM address outside the current quad word being merged into
- There is a read to the address of the quad word being merged into
- There is a time-out on the write back timer

The two quad-words that make up the write buffer operate in "ping-pong" fashion, whereby one is initially designated the buffer for writes to go into, and the other is the buffer for write backs. When one of the three events that can cause a write-back occurs, the functions of the two buffers are swapped. Thus the buffer containing data to be written back becomes the buffer that is currently writing back, and the buffer that was the write-back buffer becomes the buffer being written to.

In the case of a write-back initiated by a read from the same address as the data in the merge buffer, the quad word in the buffer is written to SDRAM, and then the read occurs from SDRAM. The write before read is essential, because not all of the quad word in the buffer may have been updated, so its contents need to be merged with the SDRAM contents to fill any gaps where the buffer was not updated. The write buffer flush timer forces a write back to occur after a programmable amount of time. Every time a write into the buffer occurs, the counter is re-loaded with the programmed time-out value, and starts to counts down. If a time-out occurs, then data in the write buffer is written to SDRAM.





7 STATIC MEMORY INTERFACE

The Static Memory Controller (SMI) interfaces the AMBA Advanced System Bus (ASB) to the External Bus Interface (EBI). It controls four separate memory or expansion banks. Each bank is 32MB in size and can be programmed individually to support:

- 8-, 16- or 32-bit wide, little-endian memory
- Variable wait states (up to 16)
- Burst mode read access

Burst mode access allows fast sequential access within quad word boundaries. This can significantly improve bus bandwidth in reading from memory (that must support at least four word burst reads). In addition, bus transfers can be extended using the EXPRDY input signal.

7.1	External	Signals
-----	----------	---------

Pin Name	Туре	Description			
EXPRDY	I	Expansion channel ready. When LOW, during phase one this signal will force the current memory transfer to be extended.			
nRWE [3:0]	0	These signals are active LOW write enables for each of the memory byte lanes on the external bus.			
nROE	0	This is the active LOW output enable for devices on the external bus.			
nRCS [3:0]	0	Active LOW chip selects.			
RA [24:0]	0	ROM Address Bus			
RD [31:0]	I/O	ROM Data Bus			
BOOTSBIT [1:0]	I	Configuration input. 00 - Select bank 0 as 32-bit memory 01 - Select bank 0 as 16-bit memory 10 - Select bank 0 as 8-bit memory 11 - Reserved			

7.2 Functional Description

The main functions of the Static Memory Controller (SMI) are :

- Memory bank select
- Access sequencing
- Wait states generation
- Burst read control
- Byte lane write control

These are described below

7.2.1 Memory bank select

Start Address	Address (Hex)	Size	Description	
0 Mbytes	0x0000.0000	32Mbytes	ROM chip select 0	
64 Mbytes	0x0400.0000	32Mbytes	ROM chip select 1	
128 Mbytes	0x0800.0000	32Mbytes	ROM chip select 2	
192 Mbytes	0x0C00.0000	32Mbytes	ROM chip select 3	

7.2.2 Access sequencing

The bank configuration also determines the width of the external memory devices. When the external memory bus is narrower than the transfer initiated from the current master, the internal transfer will take several external bus transfers to complete. For example, in case that memory Bank0 is configured as 8-bit wide memory and a 32-bit read is initiated the AMBA bus stalls while the SMI read four consecutive bytes from the



memory. During these accesses the data path is controlled (in the EBI) to demultiplex the four bytes into one 32-bit word on the AMBA ASB bus.

7.2.3 Wait states generation

The Static Memory Controller supports wait states for read and write accesses. This is configurable between one and 16 wait states for standard memory access, and zero and 15 wait states for burst mode. The Static Memory Controller also allows transfers to be extended indefinitely, using the EXPRDY signal. To hold the current transfer, EXPRDY must be LOW on the falling edge of BCLK before the last cycle of the accesses. The transfer cannot complete until EXPRDY is HIGH for at least one cycle.

7.2.4 Burst read control

Up to four consecutive locations in 8-, 16- or 32-bit memories can be read in one burst. If the bus width of external memory is less than that of internal bus, you have to set the value of **BURST READ WAIT STATE** in *7.3.1 MEM Configuration Register* more than 1 cycle for stable data transfers between them.

7.2.5 Byte lane write control

This controls nRWE [3:0] according to transfer width, BA [1:0] and the access sequencing. The table below shows nRWE coding case by little endian accessing to 32,16,8-bit external memory bus.

nRWE [3:0] **BSIZE** [1:0] BA [1:0] 10(WORD) XX 0000 01(HALF) 0011 1X 0X 1100 00(BYTE) 11 0111 10 1011 01 1101 00 1110

CASE1. ACCESS: Write, 32-Bit external bus

CASE2. ACCESS: Write, 16-Bit external bus

BSIZE [1:0]	BA [1:0]	IA [1:0] ^{*1}	nRWE [3:0]	
10(WORD)	XX	1X	1100	
	XX	0X	1100	
01(HALF)	1X	1X	1100	
	0X	0X	1100	
00(BYTE)	11	1X	1101	
	10	1X	1110	
	01	0X	1101	
	00	0X	1110	

CASE3. ACCESS: Write, 8-Bit external bus

BSIZE [1:0]	BA [1:0]	IA [1:0] ^{*1}	nRWE [3:0]	
10(WORD)	XX	11	1110	
	XX	10	1110	
	XX	01	1110	
	XX	00	1110	
01(HALF)	1X	11	1110	
	1X	10	1110	
	0X	01	1110	



	0X	00	1110	
00(BYTE)	11	11	1110	
	10	10	1110	
	01	01	1110	
	00	00	1110	

Note *1 IA [1:0] : internal SMI address

7.3 Registers

Address	Name	Width	Default	Description
0x8000.3000	MEMCFG0		0x0	Memory Configuration Register 0
0x8000.3004	MEMCFG1		0x0	Memory Configuration Register 1
0x8000.3008	MEMCFG2		0x0	Memory Configuration Register 2
0x8000.300C	MEMCFG3		0x0	Memory Configuration Register 3

Table 7-1 Static Memory Controller Register Summary

7.3.1 MEM Configuration Register


			11	10 9	98	7	6	5	4	3	2	1	0
			BUR EN	BURST WAIT S			NOR STAT		CCESS	WAIT		MEI WIE	
Bits	Туре	Functio	n										
31:12	-	Reserve	ed										
11	R/W				s bit enabl t support b			to take	advant	age of	faster	acces	s times
10:7	R/W	Value	Numbe	er of Burs	st Read Wa	it State							
		1111	0										
		1110	1										
		 0001	 14										
		0000	15 (de	,									
6:3	R/W	Value	Numbe	er of Norr	nal Access	Wait Sta	ate						
		1111 1110	1 2										
		0001	15										
0		0000	16 (de	fault)									
2	-	Reserve											
1:0	R/W	Value	Memoi	ry Width									
		11	Reserv	/ed									
		10	8 bit r	memory a	access								
		01		memory a									
		00	32 bit r	memory a	access								



7.4 Examples of the SMI Read, Write wait timing diagram

The following timing diagrams show sequential and non-sequential read and write accesses. For information on the AMBA bus internal signals refer to the AMBA specification (ARM IHI 0011A)

7.4.1 Read normal wait (Non-Sequential mode)



This timing diagram shows a non-sequential read accesses with 5 wait cycles (MEM config register = 0x058).

*NOTE 1.1: BWAIT time = BCLK x 5 wait cycle

*NOTE 1.2: Valid the SMI address latch on the ASB Bus address when BA and DSEL are valid condition.


*NOTE 1.3: After generated SMI control signals and the end of 5wait cycles, external device read data is valid with SMI address (RA), nRCS, and nROE.

*NOTE 1.4: External Memory access time. It is the same as Wait time (i.e. BWAIT cycle time = 5 wait cycle)



7.4.2 Read normal wait (Sequential mode)

This timing diagram shows a sequential read accesses with 3 wait cycles (MEM config register = 0x068)



*NOTE 1.4: BWAIT time = BCLK x 3 wait cycle (If MCR is set)

*NOTE 1.5: Valid the SMI address latch on the ASB Bus address when BA and DSEL are valid condition.


*NOTE 1.6: After generated SMI control signals, external device read data is valid with SMI address(RA), nRCS, and nROE.

*NOTE 1.7: The BTRAN is sequential transfer so the SMI control signal (nRCS, nROE) are not asserted any more, and then external device read data is valid with SMI address (RA).





7.4.3 Read burst wait (Sequential mode)




This timing diagram shows a sequential burst read accesses with 3 wait cycles (MEM config register = 0xE60)

- *NOTE 1.8 : For the 1st read of a Burst read transfer the wait time is Normal Wait time (in this example 4 cycles).
- *NOTE 1.8.1: BWAIT time = BCLK x 3 wait cycle(If MCR is set)
- *NOTE 1.9: Valid the SMI address latch on the ASB Bus address when BA, DSEL, and BurstEnable are valid condition.
- *NOTE 2.0: After generated SMI control signals, external device read data is valid with SMI address (RA), nRCS, and nROE.
- *NOTE 2.1: The BTRAN is sequential transfer so the SMI control signal (nRCS, nROE) are not asserted any more, and then external device read data is valid with SMI address(RA).

Above the figure of burst wait signals; make sure that BurstEnable signal will be change (High to Low) at the BA is become to different value.



7.4.4 Write normal wait (Sequential mode)



This timing diagram shows a sequential write accesses with 3 wait cycles (MEM config register = 0x068).

*NOTE 2.2: BWAIT time = BCLK x 3 wait cycle (If MCR is set)

*NOTE 2.3: Valid the SMI address latch on the ASB Bus address when BA and DSEL are valid condition.

*NOTE 2.4: After generated SMI control signals, external device write data is valid with SMI address (RA), nRCS, and nRWE.

*NOTE 2.5: The BTRAN is Sequential transfer so nRCS external chip enable signal is not asserted, but nRWE external write enable signal asserted on the falling edge of BCLK.





7.5 Internal SRAM

7.5.1 Remapping Enable Register

HMS30C7202 allows the remapping of the internal SRAM block (Base address : 0x7F00.0000 - 2KB size) to enhance the performance.

								0x8000.10
3	1	30	29	28	27	26	25	24
				Rese	erved			
2	3	22	21	20	19	18	17	16
				Rese	erved			
1	5	14	13	12	11	10	9	8
		Reserved				Remap Size		
7	7	6	5	4	3	2	1	0
		F	emap Size			Res	erved	RemapEn
								-
Bits	Туре	Function						
31:13	-	Reserved						
12:3	R/W	Remap Size	e (word Bou	ndary)				
		•		of remapping is	0x7FF(2KB a	area).		
				ng exceeds thi		,	n can not be o	guaranteed
2:1		Reserved		3				
0	R/W	1 : Enable F	Remap					
		0 : Disable	Domon					

7.5.2 Remap Source Address Register

							0x8000.10
31	30	29	28	27	26	25	24
			Reserved				
23	22	21	20	19	18	17	16
			Remap Sou	rce Address			
15	14	13	12	11	10	9	8
			Remap Sou	rce Address			
7	6	5	4	3	2	1	0
		Remap Sour	ce Address			Rese	erved
Bits Type	Function						
31:25 -	Reserved	1					
24:2 R/W	Remap S	ource Address					
	Star	rt address of Re	emapping(Wor	d Boundary)			
0:1	Reserved						





8 LCD CONTROLLER

FEATURES

- Single panel color and monochrome STN displays
- TFT color displays
- Resolution programmable up to 640x480
- Single panel mono STN displays with either 4- or 8-bit interfaces
- 15 gray-level mono support, 3375 color STN support
- 4bpp mono, 4 or 8bpp palletized color displays
- 16bpp color `true-color' color displays(TFT)
- Programmable timing for different display panels
- 3 x 256 entry, 5-bit Red, Blue and 6-bit Green palette RAM in TFT mode
- 3 x 256 entry, 4-bit palette RAM in STN mode
- Patented grayscale algorithm
- Little-endian operation


Note

The controller does not support dual panel STN displays.

There is no hardware cursor support, since WinCE does not use a cursor.

8.1 Video operation

A block diagram of the video system is shown in Figure 8-1: Video System Block Diagram. The video system has a data path for STN LCD and for TFT LCDs.







8.1.1 LCD datapath

In TFT mode the digital RGB data is directly available at output pins. However, in STN mode, the data must be gray scaled, and then formatted for the LCD panel. The grayscaler block converts the 4 bit per color gun data into a single bit per gun, using a patented time/space dither algorithm. In mono mode, only the B gun data is used. The output of the grayscaler is fed to the formatter, which formats the pixels in the correct order for the LCD panel type in use. (4 or 8 mono pixels per clock for mono panels, or 2 2/3pixels per clock for color data.) The output of the formatter in color mode is bursty, due to the 2 2/3pixels per clock that are output, so the formatter output goes to a small FIFO, which smoothes out this burstiness, before data is output to the LCD panel at a constant rate.

8.1.1.1 Palette RAM & 16bpp mode

Logical pixels are either 8 or 16 bits. In 8-bit mode, the logical pixel value is used to index into the three palette arrays to select the three color components of the physical pixel value. In 16-bit pseudo true-color mode, a patented technique is used to allow 2¹⁶ colors to be selected from 2²⁴ possible colors. Separate color gun values are independently used to index into the three palette arrays, to select an 8-bit value for each of the color guns. By splitting the palette RAM into three separate RAM arrays, it allows 16-bit mode to generate 8-bit color gun data. The method used is an ARM patented technique, where 16bpp data is split into three overlapping 8-bit fields that are used to index into the three RAM arrays. The red gun is indexed by bits 15:8 of the 16-bit pixel value, the blue gun is indexed by bits 7:0 of the pixel value, and the green gun is indexed by bits 11:4 of the pixel value. By programming the palette with the correct values, 5:5:5, 5:6:5, 4:8:4, and many other combinations of 16-bit data may be used. Thus:

8 bpp : 256 palette entries are used for each palette array. All three palette RAMs are indexed by pixel[7:0]

16 bpp : 256 palette entries are used for each palette array. Red array is indexed by pixel[15:8], green array is indexed by pixel[11:4], and blue array is indexed by pixel[7:0]

Figure 8-2 shows 5:6:5 combination. Least significant 3bits are don't cares for red index, most significant 3bits are don't cares for blue index. Bit0 and bit7 are don't cares for green index.




Figure 8-2 5:6:5 Combination of 16bpp Data

The effective 5, 6, and 5 bits are indexes to HMS30C7202 palette RAM for TFT mode. Figure 8-3 shows HMS30C7202 palette register mapping for 16bpp(5:6:5) representation.






Figure 8-4 Sample Code for 5:6:5 Palette Generation

palette[i] = ((i&0x1f) << 19) | ((i&0x7e) << 9) | ((i&0xf8));

}

}

printf("%d, %02X, %02X, %02X\r\n", i, (i&0x1f) << 3, (i&0x7e) << 1, (i&0xf8) << 0);



8.1.2 Color/Grayscale Dithering

Entries selected from the look-up palette are sent to the color/grayscale space/time base dither generator. Each 4-bit value is used to select one of 15 intensity levels.

Note that two of the 16 dither values are identical. The table below assumes that a pixel data input to the LCD panel is active HIGH. That is, a `1' in the pixel data stream will turn the pixel on, and a `0' will turn it off. If this is not the case, the intensity order will be reversed, with "0000" being the most intense color. This polarity is LCD panel dependent.

The gray/color intensity is controlled by turning individual pixels on and off at varying periodic rates. More intense grays/colors are produced by making the average time that the pixel is off longer than the average time that it is on. The proprietary dither algorithm is optimized to provide a range of intensity values that match the eye's visual perception of color/gray gradations, with smaller changes in intensity nearer to the mid-gray level, and greater nearer the black and the white levels. In color mode, red, green and blue components are gray-scaled simultaneously as if they were mono pixels. The duty cycle and resultant intensity level for all 15 color/grayscale levels is summarized in Table 8-1: Color/grayscale intensities and modulation rates.

Dither Value (4 bit value from palette)	Intensity (0% is white)	Modulation Rate (ration of ON to ON+OFF pixels)
1111	100.0	1
1110	100.0	1
1101	88.9	8/9
1100	80.0	4/5
1011	73.3	11/15
1010	66.6	6/9
1001	60.0	3/5
1000	55.6	5/9
0111	50.0	1/2
0110	44.4	4/9
0101	40.0	2/5
0100	33.3	3.9
0011	26.7	4/15
0010	20.0	1/5
0001	11.1	1/9
0000	0.0	0

 Table 8-1 LCD Colorgrayscale intensities and modulation rates

8.1.3 How to order the bit on LD[7:0] output

In STN mode, the low order LD signals are the first pixels on the line, and the high order LD signals are later pixels on the line.

In color mode things are different once again. LD[7] is the red component of the first pixel on the line, and LD[6] is the green component of the pixel, and LD[5] the blue, with LD[4] being the red component of the next pixel. This pattern continues, with LD[0] being the green component of the third pixel, and LD[7] of the next clock being the blue component of the same pixel.





LCD Pin		Time Sequence							
							-		
LD[7]	R0	B2	G5	R8		R0	B2		
LD[6]	G0	R3	B5	G8		G0	R3		
LD[5]	B0	G3	R6	B8		B0	G3		
LD[4]	R1	B3	G6	R9		R1	B3		
LD[3]	G1	R4	B6	G9		G1	R4		
LD[2]	B1	G4	R7	B9		B1	G4		
LD[1]	R2	B4	G7	R10		R2	B4		
LD[0]	G2	R5	B7	G10		G2	R5		

8.1.4 TFT mode

When TFT display mode is enabled, the timing of the pixel, line and frame clocks as well as the AC-bias pin change. The pixel clock transitions continuously in this mode as long as the LCD is enabled. The AC-bias pin functions as an output enable. When it is HIGH, the display latches data from the LCD's pins using the pixel clock. The line clock pin is used as the horizontal synchronization signal (HSYNC), and the frame clock is used as the vertical synchronization signal (VSync). Pixel data is output one pixel per clock, rather than 4, 8 or 22/3pixels per clock, as it is in the passive LCD modes.

8.2 Registers

Address	Name	Width	Default	Description
0x8001.0000	LcdControl			LCD Control Register
0x8001.0004	LcdStatus			LCD Status Register
0x8001.0008	LcdStatusM			LCD Status Mask Register
0x8001.000C	LcdInterrupt			LCD Interrupt Register
0x8001.0010	LcdDBAR			LCD DMA Channel Base Address Register
0x8001.0014	LcdDCAR			LCD DMA Channel Current Address Register
0x8001.0020	LcdTiming0			LCD Timing 0 Register
0x8001.0024	LcdTiming1			LCD Timing 1 Register
0x8001.0028	LcdTiming2			LCD Timing 2 Register
0x8001.0040	LcdTest			LCD Test register
0x8001.0044	GSFState			Grayscaler production test register
0x8001.0048	GSRState			Grayscaler production test register
0x8001.004C	GSCState			Grayscaler production test register
0x8001.0400~	LCDPalette			LCD Palette programming registers
0x8001.07FC				

Table 8-3 LCD Controller Register Summary

8.2.1 LCD Power Control

LCD displays require that the LCD is running before power is applied. For this reason, the LCD's power on control is not set to "1" unless both LcdEn and LcdPwr are set to "1". Note that most LCD displays require the LcdEn must be set to "1" approximately 20ms before LcdPwr is set to "1" for powering up. Likewise, LcdPwr is set to "0" 20ms before LcdEn is set to "0" for powering down.

						0x80010	0000
						24	
						LDbusEn	
23	22	21		19	18		
LcdBLE	LcdPwr	LcdMono8		LcdVComp			
			12				
			BGR				



			4	3	2	1	0		
			LcdTFT	LcdBW	LcdBpp		LcdEn		
Bits	Туре	Function							
31:25	-	Reserved							
24	R/W	LD data bus Enable							
		0 – LD data bus disa	ble (initial value)					
		1 – LD data bus Ena	ble						
23	R/W	Lcd Backlight enab							
		This drives "0" or "1"	out to the Lcd b	backlight enab	le pin				
22	R/W	Lcd power enable							
		0 - Lcd is off							
		1 - Lcd is on when L							
21	R/W	Lcd monochrome of							
		0 - 4 bits Lcd module							
		1 - 8 bits Lcd module	9						
20	-	Reserved							
19:18	R/W	Generate interrupt a	t:						
		00 - start of VSync							
		01 - start of BACK PORCH							
		10 - start of ACTIVE	-						
		11 - start of FRONT	PORCH						
17:13	-	Reserved							
12	R/W	0 - RGB normal vide							
		1 - BGR red and blu	e swapped for L	CD					
11:5	-	Reserved							
4	R/W	LCD TFT							
		0 - Passive or STN of							
		1 - Active or TFT dis	play operation e	nabled					
3	R/W	LCD Monochrome	nablad						
		0 - Color operation e		alad					
2:1	R/W	1 - Monochrome ope	eration only enal	Jieu					
2.1	K/ VV	00 - 4bpp							
		00 - 46pp 01 - 8bpp							
		10 - 16bpp							
		11 – Reserved							
0	R/W	LCD Controller Ena	able						
U U	1.7.4.4	0 - LCD controller di							
		1 - LCD controller er							

8.2.2 LCD Controller Status/Mask and Interrupt Registers

The LCD controller status, mask and interrupt registers all have the same format. Each bit of the status register is a status bit that may generate an interrupt. The corresponding bits in the mask register mask the interrupt. The interrupt register is the logical AND of the status and mask registers, and the interrupt output from the LCD controller is the logical OR of the bits within the interrupt register.

The LCD controller status register contains bits that signal an under-run error for the FIFO, the DMA next base update ready status, and the DMA done status. Each of these hardware-detected events can generate an interrupt request to the interrupt controller.

			3	2	1	0
			LDone	VComp	LNext	LFUF
Bits	Туре	Function				
31:4	-	Reserved				
3	R	LCD Done frame status/mask/interr The LCD Frame Done (Done) is a r	•			





		disabled (LcdEn = 0) and the frame that is current active finishes being output to the LCD's data pins. It is cleared by writing the base address (LcdDBAR) or enabling the LCD, or, by writing "1" to the LDone bit of the Status Register. When the LCD is disabled by clearing the LCD enable bit (LcdEn=0) in LcdControl, the LCD allows the current frame to complete before it is disabled. After the last set of pixels is clocked out onto the LCD's data pins by the pixel clock, the LCD is disabled and Done is set.
2	R/W	Vertical compare interrupt
		This bit is set when the Lcd timing generator reaches the vertical region programmed in the
		Video Control Register. This bit is "sticky", meaning it remains set until it is cleared by writing
		a "1" to this bit
1	R	LCD Next base address update status/mask/interrupt bit
		The LCD Next Frame (LNext) is a read-only status bit that is set after the contents of the LCD
		DMA base address register are transferred to the LCD DMA current address register at the
		start of frame, and it is cleared when the LCD DMA base address register is written.
0	R/W	FIFO underflow status/mask/interrupt bit
		The LCD FIFO underflow (LFUF) status bit is set when the LCD FIFO under-runs. The status
		bit is "sticky", meaning it remains set after the FIFO is no longer underrunning. The status bit
		is cleared by writing a 1' to this bit.

8.2.3 LCD DMA Base Address Register

The LCD DMA base address register (LcdDBAR) is a read/write register used to specify the base address of the off-chip frame buffer for the LCD. Addresses programmed in the base address register must be aligned on sixteen-word boundaries, thus the least significant six bits (LcdDBAR [5:0]) must always be written with zeros. Only 26 bits of the register are valid (including the LS 6 bits which must be zero), because LCD DMA is only allowed from SDRAM.

The 26 bits address range allows the LCD DMA to access any address within the SDRAM. The upper address lines are not needed, because these are the address lines used to select which device is accessed, but the LCD always accesses SDRAM. The user must initialize the base address register before enabling the LCD, and may also write a new value to it while the LCD is enabled to allow a new frame buffer to be used for the next frame. The user can change the state of LcdDBAR while the LCD controller is active, after the Next Frame (Next) status bit is set within the LCD's status register that generates an interrupt request. This status bit indicates that the value in the base address pointer has been transferred to the current address pointer register and that it is safe to write a new base address value. This allows double-buffered video to be implemented if required.

0x80010010

Bits	Туре	Function
31:26	-	Reserved. Keep these bits zero
25:6	R/W	LcdDBAR: LCD DMA Channel Base Address Pointer
		16-word aligned base address in SDRAM of the frame buffer within off-chip memory.
5:0	-	Reserved. Keep these bits zero

8.2.4 LCD DMA Channel Current Address Register

This read-only register allows the processor to read the current value of the LCD DMA channel current address register. This is not something that would normally be done, but it allows additional test observability. Its value cannot be expected to be exact, it could change at an moment. However, its contents can be read to determine the approximate line that the LCD controller is currently displaying and driving out to the display 0x80010014

Bits	Туре	Function
31:26	-	Reserved. Keep these bits zero
25:6	R/W	LcdDCAR: LCD DMA Channel Current Address Pointer 16-word aligned current address pointer to data in SDRAM frame buffer currently being displayed
5:0	-	Reserved. Keep these bits zero

8.2.5 LCD Timing 0 Register

LCD Timing 0 Register (LcdTiming0) controls horizontal LCD timing. See 8.6.2 Pixel Clock Divider (PCD) on





page 8-13 for a description of the terms "PixelClock" and "LcdClk"

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
HBP	30	29	20	21	20	25	24	23 HFP	22	21	20	19	10	17	10
										-			-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2		
HSW								PPL							
Bits	Туре	F	unctior	า											
31:24	R/W	Н	orizont	al Bacl	k Porch	า									
		T	he 8-bi	t Horizo	ontal B	ack Po	rch (HE	3P) fiel	d is us	ed to	specify	the nu	mber o	of pixe	l clock
		pe	eriods t	to inser	t at the	e beginr	ning of	each li	ne or i	row of	pixels.	After th	ne line	clock	for the
		p	revious	line ha	s been	negated	d, the v	alue in	HBP is	used	to coun	t the nu	imber c	of pixel	clocks
		to	wait b	efore st	tarting	to outpu	ut the fi	irst set	of pixe	ls in th	e next	line. H	BP gen	erates	a wait
		pe	eriod ra	inging f	rom 1-2	256 pixe	el clock	cycles	(Num	per of l	LcdClk	clock p	eriods	to add	to the
		be	eginning	g of a lii	ne trans	smissio	n before	e the fir	st set o	f pixels	s is outp	out to th	e displa	ay mini	us 1).
23:16	R/W			izontal											
						ront Po	`	'							
						end of e			•		•	0		•	
						ls is tra									
						cks to v			0			0		a wait	period
45.0	D 44/		0 0		· · ·	el clock	cycles.	(Progra	am to v	alue re	quirea	minus o	one).		
15:8	R/W		Horizontal Sync Pulse Width												
			The 6-bit horizontal sync pulse width (HSW) field is used to specify the pulse width of the lin clock in passive mode, or horizontal synchronization pulse in active mode. Number of LcdCl												
						he line d				•			s. muin		LUUUIr
7:2	R/W				•	PL) bit-							c in co	ch lino	or row
1.2	FX/ VV		•	•	•	a 6-bit			•			•			
						ct numl		•					•		
						lue requ	•							CIUCK	
1:0	-		eserve	0					, io, iii						
1.0	-			4											

8.2.6 LCD Timing 1 Register

LCD Timing 1 Register (LcdTiming1) controls LCD vertical timing parameters.

1 0 cks to insert frame, after a frame has cified by the to count the											
cks to insert frame, after frame has cified by the											
frame, after frame has cified by the											
frame, after frame has cified by the											
frame, after frame has cified by the											
frame, after frame has cified by the											
frame, after frame has cified by the											
frame has cified by the											
frame has cified by the											
cified by the											
frame. VBP											
generates from 0-255 extra line clock cycles. This should be programmed to zero in passive mode, unless sensing LCD to VGA to share DMA data											
cks to insert											
fore VSync											
ue in VFP is											
the VSync											
ified by the											
s should be											

- 59 -

0x80010020



15:10	R/W	Vertical Sync Pulse Width
		The 6-bit vertical sync pulse width (VSW) field is used to specify the pulse width of the vertical synchronization pulse in active mode, or is used to add extra dummy line clock delays between frames in passive mode. Should be small for passive LCD, but should be long enough to re-program the video palette under interrupt control, without writing the video palette at the same time as video is being displayed. The register is programmed with the number of lines of VSync minus one.
9:0	R/W	Lines Per Screen The Lines Per Screen (LPS) bit-field is used to specify the number of lines or rows per LCD panel being controlled. LPS is a 10-bit value that represents 1-1024 Lines Per Screen. The register is programmed with the number of lines per screen minus 1.

8.2.7 LCD Timing 2 Register

LCD Timing 2 Register (LcdTiming2) controls various functions associated with the timing of the LCD controller. 0x80010028

				27	26	25	24	23	22	21	20	19	18	17	16
				Skip4	BCD	CPL									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SLV	IEO	IPC	IHS	IVS	ACB					LCS	PCD				
Bits	Туре		Inction												
31:28	-		eserved												
27	R/W	irr fo se fo	Set this bit to "1" when running a color passive LCD with slave mode. This produces an irregular clock to the LCD, where every fourth clock pulse is suppressed (the clock stays LOW for one clock period). This is necessary because two-and-two-third pixels per clock, which are sent to the LCD, is not an integer multiple. This means that three clocks will be output every four-clock period. If PCD is zero, then eight pixels will be output every eight LcdClk periods, since the LCD CP clock will be half the frequency of LcdClk.												
26	R/W	By Se	pass F	Pixel Cl is bit al	ock Di v lows ar	vider n undivi	ded LC	D clocl		output c	on LCD	. This b	oit coule	d only b	e se
25:16	R/W	Tł be clo	e progra ocks pe	e actua ammed, r line is	l numb in add the nu	lition to mber of	the Pl pixels	PL fielc per line	l in the divide	D panel LCD Ti d by 1, 4 ode (22/	iming 0 4, 8 or 1) Regis two-and	ter. Th d-two-tl	e numb	ber o
15	R/W		mode, mono 4-bit mode, mono 8-bit, or color STN mode (22/3) respectively. Slave mode Slave (or genlock) LCD to VGA video. The HSync and VSync are locked to the VGA timing generator. The LCD horizontal timing must be carefully programmed if sharing DMA data												
		SI	ave (or	genloc	'										
14	R/W	SI ge In Th er sig IE dii wh 0	ave (or enerator vert Ou he Inver hable sig gnals th O=0, th splay m hen Lcd - LcdAC	genloc <u>The Lo</u> t Output Er t Output gnal in a e off-ch ie LcdA iode, da AC is ir c pin is a	<u>CD hori</u> nable t Enable active c ip devi C pin is ata is d n its act active h	izontal t le (IEO) display ce whe s active lriven o ive stat fIGH in	timing r bit is u mode. n data HIGH nto the e. TFT m	nust be used to In this i is activ . When LCD's ode	select t node, t IEO=1		ammed ve and bias pin n out u dAC pi	inactive is use sing the	ring DM e state d as ar e pixel tive LC	1A data of the o enable clock. \ W. In a	outpu e tha Wher active
	R/W	Si ge In er sig lE dia wh 0 1 In Th dr th ec 0 0	ave (or <u>merator</u> vert Ou ne Inver able sig gnals th O=0, th splay m nen Lcd - LcdAC - LcdAC vert Pix ne Inver iven out e rising- lge of Li - Data is	genloci The L to the L to Utput Ent to Output gnal in a e off-ch ie LcdA ode, da AC is ir pin is a cel Clood t Pixel t onto the edge o cdCP. s driven	CD hori nable t Enable active c ip devi C pin i ata is d n its act active H active L Clock (ne LCD f LcdCl on the	izontal f le (IEO) display i ce whe s active lriven o ive stat HIGH in .OW in (IPC) bi 's data P. Wher LCD's	timing r bit is u mode. n data HIGH nto the e. TFT m TFT m TFT m it is usu lines. V n IPC=1 data lir	nust be used to In this i is activ . When LCD's ode ode ode ode to s Vhen IF I, data nes on t	elect where the second	ly progr the activ he AC-b ng driven , the Lc	ammed ve and bias pin n out u dAC pi the pro- ge of the viven or ne LCD of LcdC	d if sha inactive is use sing the in is ac ogramm ne pixe hto the 's data CP.	e state d as ar e pixel tive LC ned edg	1A data of the on enable clock. \ DW. In a ge of Lu pixel da data lind	outpu e tha Whei active cdCF ata is



	1 - LcdLP pin is active LOW and inactive HIGH.							
R/W	Invert Vsync							
	The Invert VSync (IVS) bit is used to invert the polarity of the LcdFP signal.							
	0 - LcdFP pin is active HIGH and inactive LOW.							
	1 - LcdFP pin is active LOW and inactive HIGH.							
R/W	AC Bias Pin Frequency							
	The 5-bit AC-bias frequency (ACB) field is used to specify the number of line clock periods to							
	count between each toggle of the AC-bias pin (LcdAC). This pin is used to periodically invert							
	the polarity of the power supply to prevent DC charge build-up within the display. The value							
	programmed is the number of lines between transitions, minus 1.							
	Note							
	The ACB bit field had no effect on LcdAC in active mode. The pixel clock transiti							
	continuously in active mode and the AC Bias line is used as an output enable signal							
R/W	LCD Clock source selection							
	0 - DMA bus clock (system bus clock)							
	1 - Video PLL clock (VCLK; in normal operation)							
R/W	Pixel Clock Divisor							
	Used to specify the frequency of the pixel clock based on the LCD clock (LcdCLK) frequency.							
	Pixel clock frequency can range from LcdCLK/2 to LcdCLK/33, where LcdClk is the clock							
	selected by LCS. Pixel Clock Frequency = LcdCLK/(PCD+2).							
	Note that in the case of the LCD, the pixel clock is not the frequency of some nominal clock							
	rate that individual pixels are output to the LCD. It is the frequency of the LcdCP signal. In							
	normal mono mode (4-bit interface), four pixels are output per LcdCP cycle, so the PixelClock							
	is one guarter the nominal pixel rate. In the case of 8-bit interface mono, PixelClock is one-							
	eighth the nominal pixel rate, since 8 pixels are output per LcdCP cycle. In the case of color,							
	PixelClock is 0.375 times the nominal pixel rate, because 22/3 pixels are output per LcdCP							
	cycle. If the LCD and VGA are operating concurrently, and sharing DMA data, then in color							
	mode the pixel clock should normally be 3/8 the VGA clock. To achieve this, PCD should be							
	7programmed to the value 0 and the skip4 bit set to "1". The skip4 bit produces a null clock							
	cycle (no high phase) every fourth clock cycle.							

8.2.8 LCD Test Register

The LCD test register contains bits that allow certain LCD signals to be output on the LCD pins for test purposes. This register should not normally be used. The register is reset to all zero, and this will result in normal operation.

nai ope	auon.							0x80010040
								8
								TCOUNT
7		6	5	4	3	2	1	0
тсс		TLC	TCR	TLR	TCF	TRF	TLDATA	TEST MODE
Bits	Туре	Function						
31:9	-	Reserved	k					
8	R/W	Separat	es the 10-l	bit counter in	to nibbles fo	r the test pur	pose	
7	R/W	For proc	luction tes	t of grayscale	er, never writ	e a "1" to the	ese registers in	normal use.
6	R/W	For proc	luction tes	t of grayscale	er, never writ	e a "1" to the	ese registers in	normal use.
5	R/W	For proc	luction tes	t of grayscale	er, never writ	e a "1" to the	ese registers in	normal use.
4	R/W	For proc	luction tes	t of grayscale	er, never writ	e a "1" to the	ese registers in	normal use.
3	R/W	For proc	luction tes	t of grayscale	er, never writ	e a "1" to the	ese registers in	normal use.
4 3 2	R/W	For proc	luction tes	t of grayscale	er, never writ	e a "1" to the	ese registers in	normal use.
1	R/W	Walking	one's patt	ern used in p	place of SDR	AM data for	the LCD contro	oller
0	R/W	Test mo	de bit for g	rey-scaler				

8.2.9 Grayscaler Test Registers

The registers GSFrame State, GSRow State and GS Column State are used for the purpose of production test



and **must not** be written to or read from in normal use.

0x80010044, 0x80010048, 0x8001004c

8.2.10 LCD Palette registers

The LCD palette registers are a set of 256 word-aligned registers that allow the LCD to be programmed. The format of the palette data is shown below. At the TFT mode, the palette RAM bit width will be increased as Figure 8-6.




Figure 8-6 LCD Palette Word Bit Field for TFT mode





8.3 Timings




Figure 8-7 Example Mono STN LCD Panel Signal Waveforms






Figure 8-8 Example TFT Signal Waveforms, Start of Frame









9 FAST AMBA PERIPHERALS

9.1 DMA Controller

This chip includes a three-channel direct memory access controller (DMAC). High-speed transfers between peripheral devices and the SDRAM can be controlled by the DMAC instead of the CPU core. Transfers using addresses other than SDRAM will produce unpredictable results.

Features

- Three Channels.
- Max Transfer rate: 133MB/s.
- Max Buffer size: 16383.
- Address mode: Single(SDRAM) address is supported.
- Channel function: Transfer modes are different in each channel.
 - i. **Channel 0:** Dedicated to the sound interface controller. This channel has a source address reload function. The memory space of the sound I/O device consists of a double buffer. The sound interface uses exception bus mode and word access. The channel performs only DMA transfers for transmitting data (transfers from SDRAM to the sound interface).
 - ii. Channel 1: Dedicated to the SMC/MMC interface block. The channel uses exception bus mode and word access. It controls DMA transfers for both transmitting (from SDRAM) and receiving (to SDRAM). Word is the only supported transfer size. Correct DMA operation of this channel is guaranteed only if the SDRAM write buffer is enabled and LCD operation is disabled. Otherwise it will produce unpredictable results.
 - iii. **Channel 2:** Used by external IO device. The channel supports both exception and burst bus modes. Transfer sizes of byte, half word (16 bits) and word are all supported.
- Channel priority: Configured by register setting.
- Interrupt request: The DMAC interrupt request can be triggered by each channel whenever the DMA transfer is completed by buffer size. Since only one interrupt ID is assigned to the DMAC, the interrupt flag register (FLAGR) maintains the information on which DMA channel requested the interrupt.
- The channel 2 should not be enabled with either of the other channels at the same time.

9.1.1 External Signals

Pin Name	Туре	Description
nDMAREQ	I	DMA request input signal from external device (level sensitive, active Low)
nDMAACK	0	DMA acknowledge output signal to external Device.

9.1.2 Registers

Address	Name	Width	Default	Description
0x8000.4000	ADR0	32	0x0	Write: Start address of the first buffer of Channel 0
				Read: Current address of the first buffer of Channel 0
0x8000.4004	ASR	32	0x0	Write: Start address of the second buffer of Channel 0
				Read: Current address of the second buffer of Channel 0
0x8000.4008	TNR0	14	0x3FFF	Write: Size of the first buffer of Channel 0 (in words)
				Read: Number of words in the first buffer of Channel 0
				which remain to be transferred
0x8000.400C	TSR	14	0x3FFF	Write: Size of the second buffer of Channel 0 (in words)
				Read: Number of words in the second buffer of Channel
				0 which remain to be transferred
0x8000.4010	CCR0	4	0x0	Channel 0 control
0x8000.4014	ADR1	32	0x0	Write: Start address of Channel 1 buffer
				Read: Current address of Channel 1 buffer
0x8000.4018	TNR1	14	0x3FFF	Write: Size of Channel 1 buffer (in words)
				Read: Number of words in Channel 1 buffer which
				remain to be transferred



0x8000.401C	CCR1	3	0x0	Channel 1 control
0x8000.4020	ADR2	32	0x0	Write: Start address of Channel 2 buffer
				Read: Current address of Channel 2 buffer
0x8000.4024	TNR2	14	0x3FFF	Write: Size of Channel 2 buffer (in unit of transfer size).
				Read: Number of data in Channel 2 buffer which remain
				to be transferred (in unit of transfer size)
0x8000.4028	CCR2	8	0x0	Channel 2 control
0x8000.4038~	-	-	-	Reserved
0x8000.4040				
0x8000.4044	FLAGR	5	0x0	DMA interrupt flags
0x8000.4048~	-	-	-	Reserved
0x8000.4050				
0x8000.4054	DMAOR	3	0x0	Operation control of the DMAC

Table 9-1 DMA Controller Register Summary

9.1.2.1 ADR0

31 ;	30 29	0x8000.400	00				
ADRO)						
Bits	Туре	Function					
31:0	R/W Write: Start address of the first buffer (Buffer 0) of Channel 0 (for the sound interface)						
		Read: Current address of the first buffer of Channel 0					

9.1.2.2 ASR

			0x8000.4004
31 3	30 29		2 1 0
ASR			
Bits	Туре	Function	
31:0	R/W	Write: Start address of the second buffer (Buffer 1) of Channel 0	
		Read: Current address of the second buffer of Channel 0	

9.1.2.3 TNR0

-		13 12	0x8000.4008
Rese	rved	TNR0	
Bits	Туре	Function	
13:0	R/W	Write: Size of the first buffer of Channel 0 (in words, max. 16383)	

9.1.2.4 TSR

		0x8000.400
-		13 12 1 0
Reser	ved	TSR
Bits	Туре	Function
13:0	R/W	Write: Size of the second buffer of Channel 0 (in words, .max. 16383)
		Read: Number of words in the second buffer of Channel 0 which remain to be transferred

9.1.2.5 CCR0

					0x8000.401
-			2	1	0
Reserved			MASK01	MASK00	DMEN0
Bits Type	Function				

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



31 30 29 2 1 0 ADR1 Bits Type Function						
1 = Interrupt request is generated when the whole DMA transfer of Buffer 1 is completed. 0 = No Interrupt request is generated when the whole DMA transfer of Buffer 0 is completed. 0 = No Interrupt request is generated when the whole DMA transfer of Buffer 0 is completed. 0 = RW Channel 0 enable bit 1 = Channel 0 is enabled. 0 = Channel 0 is enabled. 0 = Channel 0 is disabled. 2 i o 2.6 ADRI 0x8000.41 3 30 zp 2 i o ADR1 0x8000.41 Bits Type Function 31.0 R/W 31.0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2.2.7 TNRI 0x8000.41 13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 12:0.8 CCRI 0x8000.40 • • 2 1 0 Reserved TNR1 • • 12:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 12:0 R/W Transfer dimerupt mask bit of Channel 1 14:0 Reserved XXX 2 1 1 = Interrupt request is generat	2	R/W	Buffer 1 transfer end interrupt mask bit of Channel 0			
0 = No Interrupt request is generated when the whole DMA transfer of Buffer 1 is completed. 1 R/W Buffer 0 transfer end interrupt mask bit of Channel 0 1 = Interrupt request is generated when the whole DMA transfer of Buffer 0 is completed. 0 R/W Channel 0 enable bit 1 = Channel 0 is enabled. 0 0 R/W Channel 0 is enabled. 0 = Channel 0 is disabled. 0 2.6 ADR1 0x8000.44 31 30 29 ADR1 0x8000.44 Bits Type Function 31:0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer (in words, max. 16383) Reserved 10 0x8000.40 2 0x8000.40 2 0 0x8000.40 0x8000.40 0x8000.40 0x8000.40 0x800.				A transfer of B	uffer 1 is com	pleted.
1 R/W Buffer 0 transfer end interrupt mask bit of Channel 0 1 = Interrupt request is generated when the whole DMA transfer of Buffer 0 is completed. 0 R/W Channel 0 enabled. 1 = Channel 0 is anabled. 0 2 Channel 0 is disabled. 2 1 = Channel 0 is disabled. 0 2 1 0 31 30 29 ADR1 0x8000.44 31:0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2.7 T/NR1 0x8000.44 1:0 Reserved TNR1 Bits Type Function 1:0 Reserved TNR1 Bits Type Function 1:0 Reserved MASK1 2 1 0 Reserved MASK1 2 1 0 2:8 CCRI 0 Transfer end interrupt mask bit of Channel 1 1 Interrupt request is generated when the DMA transfer of the whol						
1 = Interrupt request is generated when the whole DMA transfer of Buffer 0 is completed. 0 = No Interrupt request is generated when the whole DMA transfer of Buffer 0 is completed. 0 = RW Channel 0 is enabled. 0 = Channel 0 is disabled. 2.2.6 ADR1 0 ADR1 0 = Channel 0 is disabled. 2 = 1 0 = RW Pites 7 = Punction 31.0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 7.2.7 TNR1 0 = Reserved 13 12 14 0 Reserved 13.0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0 x8000.40 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 = RW Transfer direction 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 = RW Transfer direction 0 = RW Channel 1 enabled. 0 = Channel 1 is disa	1	R/W				
O = No Interrupt request is generated when the whole DMA transfer of Buffer 0 is completed. O = R/W Channel 0 enable bit 1 = Channel 0 is disabled. O = Channel 1 buffer O = NOR MW Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer O = NOR MW Write: Start address of Channel 1 buffer O = Channel 1 buffer (in words, max. 16383) Reserved TNR1 Ox8000.40 O = CRI Ox8000.40 Ox8000.40 O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole buffer is completed. O = NO Interrupt request is generated when the DMA transfer of the whole b	1	11/11		transfor of R	uffor 0 is com	plotod
0 R/W Channel 0 enable bit 1 = Channel 0 is enabled. 0 = Channel 0 is disabled. 2.2.6 ADR1 0x8000.44 31 30 29 2 1 0 ADR1 2 1 0 Bits Type Function 31:0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2.7 TNR1 0x8000.44 • 1 0 Reserved TNR1 Bits Type Function 13:0 R/W Write: Start address of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0x8000.40 • 2 1 0 Bits Type Function 13:0 R/W Virite: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0x8000.40 • 0 Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W 0 R/W Channel 1 enabled. 0 = Channel 1 is disabled. 0 2.9 ADR2 0x8000.41						
1 = Channel 0 is enabled. 0 = Channel 0 is disabled. 2.6 ADR1 0x8000.44 3 a 2 a ADR1 Bits Type Function 31.0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2.7 TNR1 0x8000.44 • 13 0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0x8000.40 • 2 1 0 W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = NW Channel 1 enable bit 1 = Channel 1 is disabled. 0 = Channel 1 is disabled. 0 = Channel 1 is disabled. 0 = Channel 1 is disabled.		D 444		JIMA transfer o	or Buffer 0 is	completed.
0 = Channel 0 is disabled. 2.2.6 ADR1 0x8000.44 31 30 29 ADR1 Bits Type Function 31.0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2.2.7 TNR1 0x8000.44 • Reserved 13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0 Reserved MASK1 MODE1 Differ Type Function 2 1:0 RW Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = RW Channel 1 enable bit 1 = Channel 1 is disabled. 0 R/W Channel 1 enable bit 1 = Channel 1 is disabled. 2.2.9 ADR2 0x8000.44	0	R/W				
2.2.6 ADR1 0x8000.40 31 30 20 2 1 0 ADR1 2 1 0 1 0 1 0 Bits <type< td=""> Function 31.0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 0 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<></type<>						
31 30 29 2 1 0 ADR1 31:0 RW Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2 1 0 31:0 RW Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 1 0 2.7 TNR1 0x8000.40 1 0 Reserved TNR1 1 0 Bits Type Function 1 0 13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0x8000.40 2 R/W Transfer of interrupt mask bit of Channel 1 1 0 2 R/W Transfer of interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 1 R/W Transfer from SDRAM to SMC/MMC 1 2 R/W Transfer from SDRAM to SMC/MMC 1 <td></td> <td></td> <td>0 = Channel 0 is disabled.</td> <td></td> <td></td> <td></td>			0 = Channel 0 is disabled.			
31 30 29 2 1 0 ADR1 31:0 RW Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2 1 0 31:0 RW Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 1 0 2.7 TNR1 0x8000.40 1 0 Reserved TNR1 1 0 Bits Type Function 1 0 13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0x8000.40 2 R/W Transfer of interrupt mask bit of Channel 1 1 0 2 R/W Transfer of interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 1 R/W Transfer from SDRAM to SMC/MMC 1 2 R/W Transfer from SDRAM to SMC/MMC 1 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
31 30 29 2 1 0 ADR1 Bits Type Function	.2.6 A	DR1				
ADR1 Bits Type Function 31:0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 2.7 TNR1 0x8000.4(• 13 12 1 0 Reserved TNR1 0x8000.4(• 1 0 Bits Type Function 1 0 • 0 13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 0x8000.4(* 2 1 0 • * Reserved MASK1 MODE1 DMEN1 * Transfer from SDRAM to SMC/MMC 1 1 • • 1 R/W Transfer from SDRAM to SMC/MMC 1 = Transfer form SDRAM to SMC/MMC 1 Transfer from SDRAM to SMC/MMC 1 = • • 0 R/W Channel 1 is enabled. • • • • 0 R/W Channel 1 is enabled. • • • • 1 •						0x8000.40
Bits Type Function 31:0 RW Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 4:2.7 TNR1 0x8000.40 • 13 12 1 0 Reserved TNR1 0x8000.40 1 0 Bits Type Function 1 0 1 0 13:0 RW Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 0x8000.40 * 2 1 0 Reserved MASK1 MODE1 DMEN1 Bits Type Function 2 1 0 2 RW Transfer end interrupt mask bit of Channel 1 1 MEN1 0 Bits Type Function 0 1 RW Transfer from SDRAM to SMC/MMC 0 0 Transfer from SDRAM to SMC/MMC 1 1 RW Channel 1 is enabled. 0 0 Channel 1 is enabled. 0 CAnnel 1 is enabled. 0 CAnnel 1 is disabled. 0 0 CX8000.44 0	31 3	30 29				2 1 0
31:0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 4.2.7 TNR1 0x8000.44 •••••••••••••••••••••••••••••••••••	ADR1					
31:0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 4.2.7 TNR1 0x8000.44 •••••••••••••••••••••••••••••••••••						
31:0 R/W Write: Start address of Channel 1 buffer (for SMC/MMC) Read: Current address of Channel 1 buffer 4.2.7 TNR1 0x8000.44 •••••••••••••••••••••••••••••••••••	Bits	Type	Function			
Read: Current address of Channel 1 buffer 0x8000.40 • • • • • • • • • • • • • • • • • • •				2)		
2.7 TNRI 0x8000.44 Reserved 13 12 1 0 Reserved TNR1 1 0 1 0 Bits Type Function 1 0 1 0 13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 0x8000.40 2.8 CCR1 0x8000.40 0 Preserved MASK1 MODE1 DMEN1 Bits Type Function 2 1 0 2 R/W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = Transfer from SDRAM to SMC/MMC 1 R/W Transfer from SDRAM to SDRAM 0 R/W Channel 1 is enabled. 0 R/W Channel 1 is disabled. 1 0 CX8000.44	01.0	1011		-)		
0x8000.40 Reserved Bits Type Function 13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 7.2.8 CCR1 Ox8000.40 • 2 1 0 Reserved MASK1 MoDE1 DMEN1 Bits Type Function 2 2 1 0 Reserved MASK1 MODE1 DMEN1 1 = Interrupt mask bit of Channel 1 1 1 1 Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W Transfer from SDRAM to SMC/MMC 1 = Transfer from SDRAM to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is disabled. 0.2.9 ADR2						
13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 2.8 CCR1 0x8000.40 Reserved Bits Type Function 2 R/W Transfer end interrupt mask bit of Channel 1 1 Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 N/W Transfer direction 0 0 Transfer from SDRAM to SMC/MMC 1 R/W Channel 1 enable bit 1 Channel 1 is enabled. 0 0 R/W Channel 1 is disabled.	- Reser	ved				1 0
13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 12.8 CCR1 0x8000.40 • 2 1 0 Reserved MASK1 MODE1 DMEN1 Bits Type Function 2 1 0 2 R/W Transfer end interrupt mask bit of Channel 1 1 Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W Transfer direction 0 Transfer from SDRAM to SMC/MMC 1 R/W Channel 1 enable bit 1 Channel 1 is enabled. 0 0 R/W Channel 1 is enabled. 0 Channel 1 is disabled. 0 13 30 29 2 1 0						
13:0 R/W Write: Size of Channel 1 buffer (in words, max. 16383) Read: Number of words in Channel 1 buffer which remain to be transferred 12.8 CCR1 • 2 1 0 Reserved MASK1 MODE1 DMEN1 Bits Type Function 2 1 0 2 R/W Transfer end interrupt mask bit of Channel 1 1 Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W Transfer direction 0 Transfer from SDRAM to SMC/MMC 1 R/W Channel 1 enable bit 1 Enhanel 1 is enabled. 0 R/W Channel 1 is disabled. 0 Channel 1 is disabled.	Bits	Туре	Function			
Read: Number of words in Channel 1 buffer which remain to be transferred 0x8000.40 - 2 1 0 Reserved MASK1 MODE1 DMEN1 Bits Type Function 2 R/W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 N/W Transfer from SDRAM to SMC/MMC 1 R/W Transfer from SDRAM to SMC/MMC 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 0 R/W Channel 1 is disabled.	13:0		Write: Size of Channel 1 buffer (in words, max, 16383)			
2.2.8 CCR1 0x8000.40 Reserved MASK1 MODE1 DMEN1 Bits Type Function 1 1 Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 NO				ain to be tran	sferred	
- 2 1 0 Reserved MASK1 MODE1 DMEN1 Bits Type Function - 2 R/W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 No Interrupt request is generated when the DMA transfer of the whole buffer is completed. - 1 R/W Transfer direction - 0 Transfer from SDRAM to SMC/MMC - - 1 R/W Channel 1 enable bit - - 1 Channel 1 enable bit - - - 0 R/W Channel 1 is enabled. - - 0 R/W Channel 1 is disabled. - - 1.2.9 ADR2 Ox8000.40 - - -						
- 2 1 0 Reserved MASK1 MODE1 DMEN1 Bits Type Function - 2 R/W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 No Interrupt request is generated when the DMA transfer of the whole buffer is completed. - 1 R/W Transfer direction - 0 Transfer from SDRAM to SMC/MMC - - 1 R/W Channel 1 enable bit - - 1 Channel 1 enable bit - - - 0 R/W Channel 1 is enabled. - - 0 R/W Channel 1 is disabled. - - 1.2.9 ADR2 Ox8000.40 - - -	28 C	CR1				
- 2 1 0 Reserved MASK1 MODE1 DMEN1 Bits Type Function - 2 R/W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 1 R/W Transfer direction 0 0 Transfer from SDRAM to SMC/MMC 1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 EXAMPL2 Ox8000.40	.2.0 C	CIII				0v8000.40
Reserved MASK1 MODE1 DMEN1 Bits Type Function						
Bits Type Function 2 R/W Transfer end interrupt mask bit of Channel 1 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W Transfer direction 0 Transfer from SDRAM to SMC/MMC 1 Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 Channel 1 is enabled. 0 Channel 1 is disabled.	-				-	-
2 R/W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W 1 R/W 0 = Transfer from SDRAM to SMC/MMC 1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled.	Reser	ved		MASK1	MODE1	DMEN1
2 R/W Transfer end interrupt mask bit of Channel 1 1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W 1 R/W 0 = Transfer from SDRAM to SMC/MMC 1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled.						
1 = Interrupt request is generated when the DMA transfer of the whole buffer is completed. 0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W 0 = Transfer from SDRAM to SMC/MMC 1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled.	Bits					
0 = No Interrupt request is generated when the DMA transfer of the whole buffer is completed. 1 R/W 0 = Transfer direction 0 = Transfer from SDRAM to SMC/MMC 1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled.	2	R/W	Transfer end interrupt mask bit of Channel 1			
1 R/W Transfer direction 0 = Transfer from SDRAM to SMC/MMC 1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled. 0 = Channel 1 is disabled. 0 = Channel 1 is disabled. 1 30 29 31 30 29 2 1 0			1 = Interrupt request is generated when the DMA transit	fer of the who	le buffer is co	mpleted.
1 R/W Transfer direction 0 = Transfer from SDRAM to SMC/MMC 1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled. 0 = Channel 1 is disabled. 0 = Channel 1 is disabled. 1 30 29 31 30 29 2 1 0			0 = No Interrupt request is generated when the DMA tra	ansfer of the v	vhole buffer is	s completed.
1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled.	1	R/W				<u> </u>
1 = Transfer from SMC/MMC to SDRAM 0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled.			0 = Transfer from SDRAM to SMC/MMC			
0 R/W Channel 1 enable bit 1 = Channel 1 is enabled. 0 = Channel 1 is disabled. 0.2.9 ADR2 0x8000.40 31 30 29 2 1 0						
1 = Channel 1 is enabled. 0 = Channel 1 is disabled. 1.2.9 ADR2 0x8000.40 31 30 29 2 1 0	0	R/W				
0 = Channel 1 is disabled. 1.2.9 ADR2 0x8000.40 31 30 29 2 1 0	J.					
1.2.9 ADR2 31 30 29 2 1 0						
0x8000.40 31 30 29 2 1 0						
0x8000.40 31 30 29 2 1 0						
31 30 29 2 1 0	20.4	0.02				
	.2.9 A	DR2				0.0000 10
			0 = Channel 1 is disabled.			
	31 3	30 29	0 = Channel 1 is disabled.			0x8000.40 2 1 0
		30 29	0 = Channel 1 is disabled.			

Bits	Type	Function
31:0	R/W	Write: Start address of Channel 2 buffer (for external I/O device)
		Read: Current address of Channel 2 buffer

9.1.2.10 TNR2

		0x8000.4024
	13 12	1 0
Reserved	TNR2	



13:0	Type R/W	Functi Write: \$	on Size of Chanı	nel 2 buff	fer (in un	it of tran	sfer size,	max. 16383)		
		Read: size)	Number of da	ata in Ch	annel 2	buffer v	vhich rema	ain to be tran	sferred (in ur	nit of transfer
.11	CCR2									
										0x8000
-	8		7 6	5	5	4	3	2	1	0
Reser	rved ISA		BURST	٦	TYPE	SIZE		MASK2	MODE2	DMEN2
Bits	Туре	Functi	on							
8	R/W	Externa	al bus type	0: no	ot ISA ty	pe (Defa	ult) 1: ISA	A type		
7:6	R/W		ength 11: 32							
5	R/W	Transfe	er type 0: ex	ception r	mode 1:	burst m	ode			
4:3	R/W	Transfe	ersize 11: re	eserved	10: word	d 01: hal	f word 00	: byte		
2	R/W		er end interru							
								er of the who		
				uest is ge	enerated	l when th	ne DMA tra	ansfer of the v	vhole buffer is	s completed.
1	R/W		er direction							
			ansfer from S							
0	R/W		ansfer from ex el 2 enable bi		J to SDI	KAIVI				
0										
•	1011									
0	10,11	1 = Ch	annel 2 is en	abled.						
-	-	1 = Ch 0 = Ch	annel 2 is en annel 2 is dis	abled. abled.	ternal b	us tvpe	of ISA			
-	-	1 = Ch 0 = Ch	annel 2 is en	abled. abled.	ternal b	us type	of ISA			
e: The	-	1 = Ch 0 = Ch	annel 2 is en annel 2 is dis	abled. abled.	ternal b	us type	of ISA			
e: The	e burst mo	1 = Ch 0 = Ch	annel 2 is en annel 2 is dis	abled. abled.	ternal b	us type	of ISA			0x8000
e: The	e burst mo	1 = Ch 0 = Ch	annel 2 is en annel 2 is dis	abled. abled.	ternal b	us type	of ISA	2	1	0x8000
e: The	e burst mo	1 = Ch 0 = Ch	annel 2 is en annel 2 is dis	abled. abled.	ternal b	us type		2 FLAG1	1 FLAG01	
e: The . <i>12</i>	e burst mo	1 = Ch 0 = Ch	annel 2 is en annel 2 is dis	abled. abled.	ternal b	us type	3	-	1 FLAG01	0
e: The .12 - Reser Bits	e burst mo FLAGR rved Type	1 = Ch 0 = Ch ode mus	annel 2 is en: annel 2 is dis st be used ir on	abled. abled. n the ext	ternal b	us type	3	-	1 FLAG01	0
e: The .12 - Resei	e burst mo	1 = Ch 0 = Ch ode mus Functi Interru	annel 2 is en: annel 2 is dis st be used ir on on pt flag of Cha	abled. abled. In the ext			3 FLAG2	FLAG1	1 FLAG01	0
e: The .12 - Reser Bits	e burst mo FLAGR rved Type	1 = Ch 0 = Ch ode mus Functi Interru Set wh	annel 2 is en: annel 2 is dis st be used ir on pt flag of Cha en the whole	abled. abled. n the ext nnel 2 transfer	of Chan	nel 2 but	3 FLAG2 ífer is com	FLAG1	1 FLAG01	0
e: The . 12 Reser Bits 3	e burst mo FLAGR rved Type R/W	1 = Ch 0 = Ch ode mus Functi Interru Set wh If MAS	annel 2 is en: annel 2 is dis st be used ir be used ir flag of Cha en the whole K2 (Bit 2 of C	abled. abled. In the ext annel 2 transfer CCR2) is s	of Chan	nel 2 but	3 FLAG2 ífer is com	FLAG1	1 FLAG01	0
e: The .12 - Reser Bits	e burst mo FLAGR rved Type	1 = Ch 0 = Ch ode mus Functi Interru Set wh If MAS Interru	annel 2 is en: annel 2 is dis st be used ir be used ir flag of Cha en the whole K2 (Bit 2 of C pt flag of Cha	abled. abled. In the ext annel 2 transfer CCR2) is a annel 1	of Chan set, ther	nel 2 but e is an ir	3 FLAG2 ffer is com nterrupt re-	FLAG1 pleted. quest.	1 FLAG01	0
e: The . 12 Reser Bits 3	e burst mo FLAGR rved Type R/W	1 = Ch 0 = Ch ode mus Functi Interru Set wh If MAS Interru Set wh	annel 2 is en: annel 2 is dis st be used ir be used ir pt flag of Cha en the whole K2 (Bit 2 of C pt flag of Cha en the whole	abled. abled. In the ext annel 2 transfer CCR2) is : annel 1 transfer	of Chan set, ther of Chan	nel 2 but e is an ir nel 1 but	3 FLAG2 ifer is com nterrupt re-	FLAG1 pleted. quest. pleted.	1 FLAG01	0
e: The .12 Reser Bits 3	e burst mo FLAGR rved Type R/W	1 = Ch 0 = Ch ode mus Functi Interru Set wh If MAS Interru Set wh If MAS	annel 2 is en: annel 2 is dis st be used ir be used ir pt flag of Cha en the whole K2 (Bit 2 of C pt flag of Cha en the whole K1 (Bit 2 of C	abled. abled. In the ext annel 2 transfer CCR2) is a nnel 1 transfer CCR1) is a	of Chan set, ther of Chan set, ther	nel 2 but e is an ir nel 1 but e is an ir	3 FLAG2 ifer is com nterrupt re-	FLAG1 pleted. quest. pleted.	1 FLAG01	0
e: The . 12 Reser Bits 3	e burst mo FLAGR rved Type R/W	1 = Ch 0 = Ch ode mus functi Interru Set wh If MAS Interru Set wh If MAS	annel 2 is ena annel 2 is dis st be used ir be used ir pt flag of Cha en the whole K2 (Bit 2 of C pt flag of Cha en the whole K1 (Bit 2 of C pt flag of the	abled. abled. In the ext annel 2 transfer CCR2) is a nnel 1 transfer CCR1) is a first buffe	of Chan set, ther of Chan set, ther er of Cha	nel 2 but e is an ir nel 1 but e is an ir nnel 0	3 FLAG2 ifer is com nterrupt re- ifer is com nterrupt re-	FLAG1 pleted. quest. pleted. quest.		0
e: The .12 Reser Bits 3	e burst mo FLAGR rved Type R/W	1 = Ch 0 = Ch ode mus de mus Functi Interru Set wh If MAS Interru Set wh If MAS	annel 2 is ena annel 2 is dis st be used ir be used ir pt flag of Cha en the whole K2 (Bit 2 of C pt flag of Cha en the whole K1 (Bit 2 of C pt flag of the en the whole	abled. abled. In the ext annel 2 transfer CCR2) is a nnel 1 transfer CCR1) is a first buffe transfer	of Chan set, ther of Chan set, ther er of Cha of the fir	nel 2 but e is an ir nel 1 but e is an ir nnel 0 st buffer	3 FLAG2 ffer is com nterrupt re- ffer is com nterrupt re- of Chann-	FLAG1 pleted. quest. pleted. quest. el 0 is comple		0
e: The . <i>12</i> Reser Bits 3 2	e burst mo FLAGR rved Type R/W R/W	1 = Ch 0 = Ch ode mus de mus Functi Interru Set wh If MAS Interru Set wh If MAS	annel 2 is en: annel 2 is dis st be used ir be used ir pt flag of Cha en the whole K2 (Bit 2 of C pt flag of Cha en the whole K1 (Bit 2 of C pt flag of the en the whole K01 (Bit 2 of	abled. abled. In the ext in the ext annel 2 transfer CCR2) is first buffe transfer CCR1) is first buffe transfer CCR0) is	of Chan set, ther of Chan set, ther er of Cha of the fir s set, the	nel 2 but e is an ir nel 1 but e is an ir nnel 0 st buffer ere is an	3 FLAG2 ffer is com nterrupt re- ffer is com nterrupt re- of Chann- interrupt re-	FLAG1 pleted. quest. pleted. quest. el 0 is comple		0
e: The .12 Reser Bits 3	e burst mo FLAGR rved Type R/W	1 = Ch 0	annel 2 is ena annel 2 is dis st be used ir be used ir pt flag of Cha en the whole K2 (Bit 2 of C pt flag of Cha en the whole K1 (Bit 2 of C pt flag of the en the whole K01 (Bit 2 of pt flag of the	abled. abled. In the ext in the ext annel 2 transfer CCR2) is first buffe transfer CCR1) is second b	of Chan set, ther of Chan set, ther er of Cha of the fir s set, the ouffer of	nel 2 but e is an ir nel 1 but e is an ir nnel 0 st buffer ere is an Channel	3 FLAG2 ffer is com nterrupt re- ffer is com nterrupt re- of Chann- interrupt re- of Chann- interrupt re- 0	FLAG1 pleted. quest. pleted. quest. el 0 is comple	eted.	0

Note: Each flag bit is cleared by writing '1' to its bit position.

9.1.2.13 DMAOR

			2	1	0
Rese	rved		PRMD		DMAEN
Bits	Туре	Function			
2:1	R/W	Defines the channel priorities in case of simultaneo 11: ch0 > ch1 > ch2 10: ch2 > ch1 > ch0 01: ch1 > ch0 > ch2	ous transfer requests	for multiple	e channels.



0	R/W	DMA operation enable bit
		1 = DMA operation is enabled.
		0 = DMA operation is disabled.
		A specific DMA channel is enabled when both of this bit and the corresponding channel
		enable bit (DMENx) are set.

9.1.3 DMAC operation

For correct DMA operation, the DMA address register (ADRx or ASR), DMA buffer size register (TNRx), DMA channel control register (CCRx), and DMA operation register (DMAOR) must be set properly. Then the DMAC performs DMA data transfers as follows.

- The DMAC checks if the corresponding channel enable bit (DMENx, Bit 0 of CCRx) and the DMAEN (Bit 0 of DMAOR) are enabled.
- When there is a transfer request from internal or external I/O and the DMA transfer in the corresponding channel is enabled, the DMAC initiates DMA data transfers according to the bus size, transfer direction and bus mode.
- The DMAC ends data transfers and sets the corresponding interrupt flag (FLAGx of FLAGR) when the whole buffer is transferred (when the internal count value equals TNRx or TSR). If the interrupt mask bit of the channel is set (and the DMA interrupt is enabled in the interrupt controller), a DMA transfer end interrupt request is sent to the CPU core.

DMA Channel Priority

When the DMAC receives simultaneous DMA transfer requests, the channel with the higher priority is served first. The channel priorities are programmable in the DMAOR register.

DMA bus mode

Burst mode (for Channel 2)

Once the bus mastership is obtained, the transfer is performed continuously by the burst length (BURST, Bit 7 of CCR2) as long as nDMAREQ pin is driven high. Then the bus mastership is given to the CPU.

Exception mode (cycle-steal mode)

In the exception mode, the bus mastership is given to the CPU core whenever one transfer is completed

DMA transfer request

The DMA transfer request should be disabled by I/O device module.





9.2 MMC/ SPI Controller

The SPI is a high-speed synchronous serial port. This chapter describes the SPI communication with a MMC device.

The communication between CP (master) and MMC is controlled by the CP. The data transmission starts when the CS (chip-select) goes LOW and ends when the CS goes HIGH.

SPI-MMC messages are built from command, response and data-block tokens. Every command, response and data block is built with one byte (8-bit). Generally every MMC token transferred on the data signal is protected by CRC bits. But MMC offers also a non-protected mode that allows a system, built with reliable data links to exclude the hardware or firmware required for CRC generation and verification.

In the non-protected mode, the CRC bits of the command, response and data tokens are still required in the tokens; they are, however, defined as "don't care" for the transmitters and are ignored by the receivers.

MMC is initialized in the non-protected mode. The CP can turn this option on and off using the CRCONOFF command (CMD39). We assume that CRC is processed by software.

Pin Name	Туре	Description
SSDO	0	MMC card controller data output
SSDI	I	MMC card controller data input
SSCLK	0	MMC card controller clock output
nSSCS	0	MMC card controller chip select

9.2.1 External Signals

9.2.2 Registers (SPI Mode)

Address	Name	Width	Default	Description	
0x8001.5000	SPICR		0x20	SPI control register	
0x8001.5004	SPISR		0x0	SPI status register	
0x8001.5008	XCHCNT		0x0	Number of exchange data	
0x8001.500C	TXBUFF		0x0	TX data buffer (8*8 bits)	
0x8001.5010	RXBUFF		0x0	RX data buffer (8*8 bits)	
0x8001.5014	TestReg1		0x0	Test register 1	
0x8001.5018	TestReg2		0x0	Test register 2	
0x8001.501C	ResetReg		0x0	SPI reset register	
0x8001.5024	TicReg		0x0	Tic register	

 Table 9-3 SPIMMC Controller Register Summary

9.2.2.1 SPIMMC Control Register (SPICR)

		6	5	4	3	2	1	0
		DataRate	CS	XCHMode	TestMode	LOOP	SPIEN	XCH
Bits	Туре	Functior	n					
7		Reserved	1					

7	-	Reserved
6	R/W	This bit sets the baud rate (SPICLK)
		0 : SPICLK=BCLK/2
		1 : SPICLK=BCLK/4
5	R/W	This bit is the Chip select signal. To communicate with external devices (MMC), CP asserts 0
		in this bit.
		0 = CP can exchange data with external device (MMC)
		1 = CP cannot exchange data with external device (MMC)
4	R/W	This bit determines the direction of transfer
		0 = CP have valid data to send to MMC (send mode)
		1 = CP have valid data to receive from MMC (receive mode)
3	R/W	0 = Normal operation
		1 = the SPI-MMC block is in TIC mode.
		In this mode the Clock source is not BCLK/2 but TCLK that is made in the block.



2	R/W	0 = Normal operation
		1 = The SPI-MMC block is in loopback mod
		In the loopback mode the transmitter output is internally connected to the receiver inpu
		MISO is internally connected to MOSI.
1	R/W	0 = SPI master disable (reduce power consumption)
		1 = SPI master enabl
		The SPI must be enabled before initiating an exchange and should be disabled after th
		exchange is complete to reduce the power consumption.
0	R/W	This bit triggers the state machine to generate clocks at the selected bit rate.
		1 = Initiate exchange
		0 = No exchange occurs

9.2.2.2 SPIMMC Status Register (SPISR)

			0					0x8001.50
7		6	5					
TXET		XCHDONE	RXFULL					
Bits	Туре	Function						
7	R	When the	e TX data buffe	er is empty this	s bit is set and	d a serial perip	heral interrupt	is generated.
		The bit is	reset by readi	ng the SPISR.				
6	R	When the	e exchange is	completed bet	ween CP and	MMC this bit i	s set and a se	rial peripheral
		interrupt i	is generated. T	he bit is reset	by reading the	e SPISR.		
5	R	When the	e RX data buffe	er is full this bit	is set and a s	erial periphera	l interrupt is ge	enerated. The
		bit is rese	et by reading th	e SPISR.				
4:0	-	Reserved	4					

9.2.2.3 SPIMMC XCH Counter Register (XCHCNT)

									0x8001.5008
9	8	7	6	5	4	3	2	1	0
XCH	COUNTE	R							
Bits	Туре	Function							
9:0	R/W			e construction de la construction d	between CP				

9.2.2.4 SPIMMC TX Data Buffer Register (TXBUFF)

This 8-bit register is the entry point of the TX FIFO. When CP writes an 8-bit data to this register, the SPI-MMC block shifts the content of the TX FIFO and appends the new data to the FIFO.

7	6	;	5	4	3	2	1	0	
TX FI	FO ENTR	Y POINT							
Bits	Туре	Function	1						

9.2.2.5 SPIMMC RX Data Buffer Register (RXBUFF)

0x8001.5010

0x8001.500C

This register is the access point of the RX FIFO. When CP reads one data item from this register, the SPI-MMC block shifts the RX FIFO so that the next data item becomes available at this location.

6	;	5	4	3	2	1	0
FO ACCE	SS POINT						
Туре	Function						
R	RX FIFO'	s Access Pr	hint				
	FO ACCE	71	FO ACCESS POINT Type Function	FO ACCESS POINT	FO ACCESS POINT Type Function	FO ACCESS POINT Type Function	FO ACCESS POINT Type Function



9.2.2.6 SPIMMC Reset Register (ResetReg)

			0x8001.501C
			RESET
Bits	Туре	Function	
Bits 7:1	Type -	Function Reserved	

9.2.3 Timings

All timing diagrams use the following schematics and abbreviations.

Name	Description	Name	Description
Н	Signal is HIGH (logic 1)	Busy	Busy token
L	Signal is LOW (logic 0)	Command	Command token
Х	Don't care	Response	Response token
Z	High Impedance State	DataBlk	Data token
*	Repeater		

All timing values are defined as outlined below.

Command/Response

Host command to card response: card is ready

CS	ΗН	L												L	L	Н	Н	Н			
		-∿	I cs	\rightarrow																	
MOSI	нн	Н	Н	Н	Н	6 Bytes Command		Н	Н	Н	Н	Н	*****	H	1	Н	Н	Н	Х	Х	Х
								←	NCR	\rightarrow											
MISO	ΖZ	Ζ	Н	Η	Н	H **********	Η	Н	Н	Н	Н	Re	esponse	ł	ł	Н	Н	Н	Н	Ζ	Ζ

Host command to card response: card is busy

CS	H H L L L *****************************	L	L	LL	ΗH	Н
	$\leftarrow N_{CS} \rightarrow$					
MOSI	H H H H H 6 Bytes Command H H H H H K ************	Н	H	ΗH	ХХ	Х
	$\leftarrow N_{CR} \rightarrow$					
MISO	Z Z Z H H H H K ********* H H H H Response Busy *		Busy	Н	ΗZ	Ζ

Card response to host command:

CS		****** L L H H	Н					
MOSI		1	Н	Н	Н	н	H 6 Bytes Command H H H H X X	Х
				N 1	_c →			
MISO	H H H H Response H	Н	Η	Η	H	Н	************* H H H H H Z	Ζ

Data read

CS	H H L L L ***************	*******	
	←N _{CS} →		
MOSI	H H H H H H Read Comm	nand H H H H H ***********	нннххх
		$\leftarrow N_{CR} \rightarrow \leftarrow N_{AC} \rightarrow$	
MISO	z z z н н н н	H H H H Response H H H H DataBlk	ннннгг





Data write

CS	нн	L	L	L	***	******	****	*****	*****	****	*****	****	**								L	Н	Н	Н
		-∿	N _{cs} -	→								+	NWF	₹→										
MOSI	нн	Н	Н	Н	Н	Write Command	Н	Н	Н	Н	H ******					Dat	aBlk		н	*****		Х	Х	Х
							+	NCF	3→						_									
MISO	ΖZ	Ζ	Н	Н	Н	н	Н	Н	Н	Н	Response	Н	Н	Н	Н	*	Н	Н	Н	Data Resp.	Busy	Н	Ζ	Ζ

Timing constants definitions

Name	Minimum	Maximum	Unit
N _{CS}	0	-	8 Clock Cycles
N _{CR}	1	2	8 Clock Cycles
N _{RC}	1	-	8 Clock Cycles
N _{AC}	1	-	8 Clock Cycles
N _{WR}	1	-	8 Clock Cycles

9.2.4 SPI Operation for MMC

After CP writes a sequence of data to the TX FIFO, the content of the FIFO is loaded into the TX shift register and shifted out serially one byte at a time. When all elements in the TX FIFO are transferred to the TX shift register, the SPI-MMC issues an interrupt to CP, which may fill the TX FIFO for further data transfer.

Serial input data is shifted into the RX shift register. After 8 bits are shifted in, the content of the RX shift register is copied into the RX FIFO. When the RX FIFO is full, the SPI-MMC issues an interrupt to CP through the SPIIRQ signal. CP reads the content of the RX FIFO in an interrupt service routine.

The timing and control block produces all necessary control signals of the SPI-MMC block including SPICLK. The frequency of SPICLK signal is programmable.

SPI-MMC transfer's protocol is command and response. Whenever CP sends a command to MMC (via SPI), MMC sends CP (via SPI) a response. The length of the response depends on the command – e.g. there are 1-, 6-, and 17-byte responses. There is only 6 bytes in command.

Consider the sequence of operations that occur in a read transfer.

- CP sends a reset signal to the SPI-MMC block. In other word, CP writes "0" to bit in the ResetReg register. The signal is used to clear counters inside the block. Before new exchange begins and the content of XCHCOUNTER is changed, and transmit mode is changed (XCHMODE BIT in the SPICR), CP must send a reset signal to the SPI-MMC block.
- 2. First, CP set up the SPICR register. In this example, XCHMODE is send mode.
- 3. CP writes number to send into XCHCOUNTER register.
- 4. CP writes "Data read command (CMD17)" into the TX FIFO.
- 5. CP asserts CS signal. In other words, CP write 0 to CS bit in the SPICR.
- 6. CP sends a start signal to SPI-MMC. In other word, CP set XCH bit in the SPICR.
- 7. The SPI-MMC block sends out 6 bytes of command data from TX FIFO through TX shift register.
- 8. The SPI-MMC block issues the interrupt after it send all data in TX FIFO.
- 9. The CP reads the SPISR register in The SPI-MMC block and disable start signal (reset XCH bit). In other words, CP writes the SPICR register.
- 10. CP sends a reset signal to the SPI-MMC block. In other word, CP writes 0 to bit in the ResetReg register. The signal is used to clear counters inside the block. Before new exchange begins and the content of XCHCOUNTER is changed, and transmit mode is changed (XCHMODE BIT in the SPICR), CP must send a reset signal to the SPI-MMC block.
- 11. CP changes transmit mode (XCHMODE is receive mode).
- 12. The CP writes number to be received into XCHCOUNTER register.
- 13. CP sends a start signal to SPI-MMC (set XCH bit).
- 14. Then SPI-MMC controller receives response from MMC.
- 15. After SPI-MMC receives 1 byte (for CMD17 command), it sets XCH DONE status bits and it issues an interrupt to a CP.
- 16. The CP reads the SPISR register in the SPI-MMC block and disable start signal (reset XCH bit). In other words, CP writes the SPICR register.
- 17. The CP reads data RX FIFO.



- 18. After CP takes this response data and examine it, CP act as response data. If there is no error indication in response, CP informs SPI-MMC block that MMC sends data to it.
- 19. CP sends a reset signal to the SPI-MMC block. In other words, CP writes 0 to bit in the Reset register. The signal is used to clear counters inside the block. Before new exchange begins and the content of XCHCOUNTER is changed, and transmit mode is changed (XCHMODE BIT in the SPICR), CP must send a reset signal to the SPI-MMC block.
- 20. The CP writes number to be received into XCHCOUNTER register.
- 21. CP sends a start signal to SPI-MMC (set XCH bit).
- 22. The SPI-MMC block receives data from MMC (for example, data length is from 4 byte to 515 byte).
- 23. If SPI-MMC receives data like RX FIFO size, SPI-MMC block sets the "RX FIFO full" status bit and issues an interrupt to CP. At this time SPICLK disable start signal for prevention of RX FIFO overrun. If CP takes all data in RX FIFO, CP sends a start signal and receives response to remain. Repeat it.
- 24. After SPI-MMC block receive all data from MMC, it sets the XCH DONE status bit and issues an interrupt to CP.
- 25. The CP reads the SPISR register in the SPI-MMC block and disable start signal (reset XCH bit). In other words, CP writes the SPICR register.
- 26. After CP takes last data from RX FIFO, CP de-asserts CS signal.

9.2.5 Multimedia Card Host Controller

This document will describe the basic operation about the MMC Host controller for the ARM7202. This controller operates in MMC mode to communicate with Multimedia Card.

9.2.6 Registers

The MMC host controller has 12 registers. Following table shows the register map and its reset value.

Address	Name	Width	Default	Description
0x8001.5040	mmcModeReg	9		MMC Mode Register
0x8001.5044	mmcOperationReg	9		MMC Operation Register
0x8001.5048	mmcStatusReg	15		MMC Status Register
0x8001.504C	mmcIntrEnReg	7		MMC interrupt Enable Register
0x8001.5050	mmcBlockSizeReg	11		MMC Block Size Register
0x8001.5054	mmcBlockNumberReg	16		MMC Block Number Register
0x8001.5058	mmcTimePeriodReg	24		MMC Time Period Register
0x8001.505C	mmcCMDBufferReg	6		MMC Command Buffer Register
0x8001.5060	mmcARGBufferReg	32		MMC ARG Buffer Register
0x8001.5064	mmcRESPBufferReg	32		MMC RESP Buffer Register
0x8001.5068	mmcDATABufferReg	32		MMC Data Buffer Register
0x8001.507C	mmcReadyTimeoutReg	24		MMC Ready Timeout Register
	et Controller Pegieter S			

Table 9-4 MMC Host Controller Register Summary

9.2.6.1 MMC Mode Register

							0x8001.5040			
	8	7	6	5:3	2	1	0			
Int	rReq	DmaReq	SoftReset	ClkRate	DmaEn	Reserved	Enable			
Dite	-	E								
Bits	Туре	Function								
8	R	Interrupt Req	uest Signal.							
7	R	DMA Reques	DMA Request Signal.							
6	R/W	Software Res	et.							
5:3	R/W	Clock Rate D	ivisor Value. BCI	_K is 50MHz.						
		MMCCLK spe	eed will be one o	f these values a	ccording to divis	or value.				
		0 for 25M	Hz (1/2 BCLK)		-					
		1 for 12.5	MHz (1/4 BCLK)							
		2 for 6.25	MHz (1/8 BCLK)							
		3 for 3.12	5MHz (1/16 BCL	K)						



		4 for 1.5625MHz (1/32 BCLK)
		5 for 0.78125MHz (1/64 BCLK)
		6 for 0.390625MHz (1/128 BCLK)
		7 for 0.1953125MHz (1/256 BCLK)
2	R/W	DMA Enable.
1	-	Reserved
0	R/W	MMC Enable.

Table 9-5 MMC Mode Register

MMC Controller can be reset by the two methods. First is the system reset. In this case, most registers are initialized to the default value. But two registers (response FIFO and data FIFO) are not initialized. Second is the software reset. It is accomplished by writing the 7th bit of MMC mode control register with 1. Its effect is same with the first. Following table shows the MMC mode control register.

This controller sends the DMA request signal in two cases (Rx & Tx). And if you want to use DMA, you must set the DmaEn bit of MMC Mode register. For Rx, when the number of data in the FIFO is more then zero, it generates the request signal. For Tx, when the number of data in the FIFO are less then eight, it generate the request signal.

Operation frequency can be controlled by setting the ClkRate bit of MMC Mode register. Divisor controls the rate of MMC clock (MMCCLK). Assume that BCLK has 50MHz frequency.

	8	7	6	5	4:3	2	1	0x8001.50			
	Check	StreamEn	WriteEn	DataEn	RespFormat			StartEn			
Bits Type Function											
8	R/W	Current command needs the busy check after command operation.									
7	R/W	W Define stream mode(1 = stream mode, 0 = block mode)									
6	R/W	1 = write, 0 = read. default is read									
5	R/W	Indicate that	Indicate that current command contains the data operation								
4:3	R/W Response format (No response, R1, R2, and R3) 0 for No response 1 for format R1 2 for format R2 3 for format R3										
2	R/W	Add the 128	3 clocks befor	e sending the	e command						
1	R/W	Enable the	clock								
0	R/W/C	Start the m	nc operation								

9.2.6.2 MMC Operation Register

Table 9-6 MMC Operation Register

All Multimedia Cards require at least 74 clock cycles prior to starting bus communication. and the clock frequency must be less then the Open-Drain frequency(F_od=0.5Mhz). Therefore the host controller must do these during power-on.

For generating 74 clock cycles, set initialization bit of MMC Operation register. If initialization bit is set, then the controller will send additional 128 clocks before send start bit. Although this bit is zero, the controller sends 16 clocks before the start bit for safe operation. And add 8 clocks after the stop bit.

MMC has the four types of the response (No response, R1, R2, and R3). And each format is similar to the command format. But you need not know what they shape. You just only need to know the length of response to be stored after the response end. R1 and R3 have one word. And R2 has four words. Its contents are different according to the each command. You must analysis this content according to the each command after operation. And the response format can be specified by the RespFormat bits of the operation control register.

9.2.6.3 MMC Status Register

							0x8001.504
	14	13	12	11	10	9	8
	Detected_n	DetIntr	ReadyTimeout	RespCrcErr	DataCrcErr	RespTimeout	DataTimeout
7	6	5	4	3	2	1	0



Card	Busy	DataOperEnd	DataTransEnd	CmdRespEnd	ClkOnv	RxFifoFull	TxFifoEmpty	RxFifoReady
Bits	Туре	Function	1					
14	R	card dete	ection status					
13	R/WC	card dete	ction interrupt					
12	R/WC	ready tim	eout error stat	JS				
11	R/WC	response	data CRC erro	or				
10	R/WC		data CRC erro					
9	R/WC	response	timeout error					
8	R/WC	data time	out error					
7	R	card busy	∕ status					
6	R/WC	MMC op	peration statu	S				
5	R/WC	data trans	sfer status for I	Rx and Tx				
4	R/WC	command	d response end	l status				
3	R	clock stat	tus					
2	R	Rx FIFO	is full					
1	R	Tx FIFO i	is empty					
0	R	Rx FIFO	contains more	than the one w	ord			
0 7 1		tatus Daula	4					

 Table 9-7 MMC Status Register

 WC : To clear these bit, you need to write any dummy value to these register.

9.2.6.4 MMC Interrupt Enable Register

	6	5	4	3	2	1	0x8001.50 0	
	DetIntr	crcErrIntr	timeoutIntr	OprEndIntr	- dataTranfEndIntr	CmdRespEndIntr	dataFifoIntr	
Bits	Туре	Function						
6	R/W			(insertion, remed to check the	ove). card insertion and re	emoval		
5	R/W	This inter	rupt is genera	ated in two ca	• •	c error, data CRC e	error). If CRC	
4	R/W	MMC hos These th	interrupt is generated, MMC host controller will stop the current operation. Timeout interrupt (Response timeout, data timeout, and ready timeout). MMC host controller generates three types of timeout interrupt (response, data, and busy). These three timeout values are specified in MMC Time Period register and MMC Ready Timeout register. ISR can check the each timeout interrupt by reading MMC Status register.					
3	R/W	Operation end interrupt. This interrupt is generated when all operation is finished. Before the start operation, you need to set MMC Operation register. This register contains information about the operation. If an operation does not need the response and data, this interrupt is generated after the end of command transfer. If an operation just needs response, it is generated when MMC host controller receives the response. If an operation needs the data operation, it is generated						
2	R/W	 when MMC host controller finish all operation including busy checking. Data transfer end interrupt. This interrupt is generated when MMC Host controller receives or sends the data specified by MMC Block Size register and MMC Block Number register. In most case, Multimedia Card goes into the ready state to write internal buffer data into flash memory. So after data transfer, Multimedia Card can be ready state for some time. This interrupt can be used to inform the data transfer end without busy check. 						
1	R/W	Command response ends interrupt. This interrupt is generated when MMC Host controller finishes receiving of command response. For data read operation, because the response and data is transmitted currently,						
0	R/W	you can user this interrupt to check the data FIFO and the response FIFO independently. Data fifo interrupt (Rx fifo full,Tx fifo empty). This interrupt is generated in two cases (Rx FIFO full, Tx FIFO empty). You can use this interrupt to check the FIFO status during the read and write operation. And by reading the status register, you can know which interrupt is taken.						

- 75 -

Table 9-8 MMC Interrupt Enable Register





MMC Host controller has the seven interrupt sources (Rx/Tx Fifo interrupt, command response interrupt, data transfer end interrupt, MMC operation interrupt, timeout interrupt, CRC error interrupt and MMC detection interrupt). Setting the each interrupt enable bit of MMC Interrupt Enable register can enable each interrupt.

We can consider the card detection in the two cases.

Firstly, In case that MMC Host controller is not enabled, clock is not supplied into the controller. So the detection logic can operate without the clock. To detect the MMC without clock, the detection signal is passed into the interrupt request directly. If the card detection interrupt is enabled, interrupt signal will be passed into the interrupt controller. Secondly, If MMC host controller is enabled; it means the detection logic now operates with clock. In this case, MMC Host controller detects both card insertion and card removal. When this interrupt is generated, you can detect if current interrupt is the card insertion or removal by reading the Detected_n bit of MMC Status register. If the value is zero, it indicates card insertion. If not, it notifies card removal.

9.2.6.5 MMC Block Size Register

			0x8001.50
10			0
		Max. Block Length	
Bits	Туре	Function	
10:0	R/W	Maximum Block Length Definition up to 2048 bytes.	
		ock Size Register	

9.2.6.6 MMC Block Number Register

				0x8001.5054
	1	5		0
			Max. Number of Block	
	Bits	Туре	Function	
	15:0	R/W	Maximum Number of Block Transfer Definition up to 64K blocks.	
Tab	e 9-10	MMC E	Block Number Register	

9.2.6.7 MMC Time Period Register

		-			0x8001.5058
:	23	16	15		0
		RespTimeout		DataTimeout	
Bits	Туре	Function			
23:16	R/W	Response Timeout Period			
15:0	R/W	Data Timeout Period			

Table 9-11 MMC Time Period Register

9.2.6.8 MMC Command Buffer Register

			-	0x8001.505C
	5			0
			Command Buffer	
Bits	Туре	Function		
5:0	R/W	Command Buffer		
0 12	MMC	Command Buffer Deviat	~ //	

Table 9-12 MMC Command Buffer Register

9.2.6.9 MMC Argument Buffer Register

		0x8001.5060
1		0
	Argument Buffer	
Туре	Function	
R/W	Argument Buffer	
	Туре	Argument Buffer Type Function

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



.

Table 9-3-6-9 MMC Argument Buffer Register

9.2.6.10 MMC Response Buffer Register

					0x8001.5064
	3	1			0
				Response Buffer	
	Bits	Туре	Function		
	31:0	RO	Response Buffer		
h	0.13	MMC	Posponso Buffor Pogistor		

Table 9-13 MMC Response Buffer Register

This controller has two FIFO, which are response and data FIFO. Each has 4-word depths and 8-word depths. And Both FIFOs are cleared at the start of the command. If there were some data before starting, incorrect data will be transmitted, so you have to confirm that the FIFO is empty to writing any value into the status register. There is no way to write the MMC Resp Buffer directly. This Register can be written only when the Response from MMC Card is received.

For data FIFO, it used two modes. If the current operation is read, it will be used the Rx FIFO, if not, the Tx FIFO.

9.2.6.11 MMC Data Buffer Register

					0x8001.5068
	3	81			0
				Data Buffer	
	Bits	Туре	Function		
	31:0	R/W	Data Buffer		
Tabl	e 9-14	MMC I	Data Buffer Register		

9.2.6.12 MMC Ready Timeout Register

2.2.		23			(0x8001.507C 0
				ReadyTimeout		
	Bits	Туре	Function			
	23:0	R/W	Ready Timeout Period			
Tabl	e 9-15	MMC Re	eady Timeout Register			

9.2.7 Basic Operation in MMC Mode

MMC command format consists of six parts. Four parts (start bit, transmitter bit, CRC, and stop bit) are automatically generated by MMC Host controller. For remain two parts (command index, argument), you must inform the MMC Host controller by setting registers properly.

After power-on, all Multimedia Cards need at least 74 clock cycles prior to starting the operation. It can be achieved by setting the third bit (Initialization) of the MMC Operation register. If set, MMC Host controller sends 128 clock cycles prior to sending start bit.

In case of data operation, you need to define the type of operation. For example, at the case of block write, both DataEn and WriteEn are '1'. To enable stream read, both DataEn and StreamEn are '1' while WriteEn is '0'.

For some command, it needs the busy check after the command end. In this case, busy check bit of MMC Operation register is must be set (For more details, refer to "Multimedia Card Product Manual").

Finally, to initiate operation, write '1' to StartEn and ClkEn. Then MMC Host controller starts to send command to Multimedia Cards. And StartEn bit is cleared automatically when the MMC Host controller finishes current operation. ClkEn bit makes MMC clock to be enabled. In this case, the MMC clock (MMCCLK) is generated during the operation. If this bit is zero, clock to operate control block is not generated.





You can check the end of response or operation from MMC Status register. This register also contains lots of useful information about what MMC Host controller is doing.

If the current operation does not contain data operation, you just need to poll CmdRespEnd or DataOperEnd bit. But if not, you need to have another step prior to starting. If current command requires multiple block operation, you must inform the block length and the number of block to be transferred to MMC Host controller. These controllers (mmcBlockSizeReg, mmcBlockNumberReg) can specify up to 2048 bytes for the length of block, and 64K blocks for the number of block.

Following shows the procedure for the write and read operation.

9.2.7.1 Write Operation

MMC Host controller starts the sending of data at the end of response end. And if the controller does not receive response during a specified period, it will generate response timeout error. Anyway, after the response end, if Tx FIFO is not ready (FIFO is empty), waits until the data is ready. The data transfer can be done by the three methods (polling, interrupt, and DMA (Direct Memory Access)). Polling method checks the Tx FIFO empty bit of the status register and if it is empty, you can write less than the eight word. And again wait until Tx FIFO is empty. Repeat this procedure until the operation end bit is set. Interrupt method uses the Tx FIFO empty interrupt. For every interrupt, you can write the eight words. And exit the ISR (Interrupt Service Routine). And then wait for the next interrupt. DMA method uses not ARM720T core but the DMA controller, so you must program the DMA controller before start operation. MMC Host controller must set the DmaEn bit of MMC Mode register. DMA request signal is generated whenever the number of data in Tx FIFO is less then equal to seven.

9.2.7.2 Read Operation

Multimedia Card can send both response and data currently after receiving the command from the host controller. So, MMC Host controller waits the response and data at the same time. Therefore, you must check response and data concurrently. Or you can use the response end interrupt. But in most case, after the response end, you can start read data from the Rx FIFO. This is reason why the Rx FIFO sizes with the eight words (32*8 cycles), so to fill it, the controller needs the 256 cycles. The data transfer also can be done by the three methods like the write operation. Polling method checks the Rx FIFO ready bit of the status register. This bit is activated when Rx FIFO has more than two word data. So you just read two times when you check this bit is set. Interrupt method uses the Rx FIFO full interrupt. Because the Rx FIFO has eight word depths, whenever interrupt is called, ISR reads the eight words form the Rx FIFO. In the case of the Rx FIFO full, you don't worry about it because the MMC Host controller stops the output clock not to loss on the bus. In DMA mode, the DMA request is generated when the Rx FIFO has one more words.

* Note: Errata sheet (version 1.0) includes contents of the lower subject [Subject] A way for using both MMC and SPI mode on a system board



9.3 SMC Controller

This SmartMedia[™] Card Controller is an Advanced Microcontroller Bus Architecture (AMBA) compliant System-on-a-Chip peripheral providing an interface to industry-standard SmartMedia[™] Flash Memory Card. A channel has 8 control signal outputs and 8 bits of bi-directional data ports.

FEATURES

- One 3.3V SmartMedia support
- 4MB to 128MB media (both Flash and Mask ROM type)
- Interrupt mode support when erase/write operation is finished
- Unique ID SmartMedia support
- Multi-page DMA access
- Marginal timing operation settable.

9.3.1 External Signals

Pin Name	Туре	Description
SMD [7:0]	I/O	Smart Media Card (SSFDC) 8bit data signals
nSMWP	0	Smart Media Card (SSFDC) write protect
nSMWE	0	Smart Media Card (SSFDC) write enable
SMALE	0	Smart Media Card (SSFDC) address latch enable
SMCLE	0	Smart Media Card (SSFDC) command latch enable
nSMCD	I	Smart Media Card (SSFDC) card detection signal
nSMCE	0	Smart Media Card (SSFDC) chip enable
nSMRE	0	Smart Media Card (SSFDC) read enable
nSMRB	I	Smart Media Card (SSFDC) READY/nBUSY signal. This is open-drain output so
		it requires a pull-up resistor.

9.3.2 Registers

Address	Name	Width	Default	Description
0x8001.6000	SMCCMD	32	0x0	SmartMedia Card Command register
0x8001.6004	SMCADR	27	0x0	SmartMedia Card Address register
0x8001.6008	SMCDATW	32	0x0	Data written to SmartMedia Card
0x8001.600C	SMCDATR	32	0x0	Data received from SmartMedia Card
0x8001.6010	SMCCONF	8	0x0	SmartMedia Card controller configuration register
0x8001.6014	SMCTIME	20	0x0	Timing parameter register
0x8001.601C	SMCSTAT	32	0x0	SmartMedia Card controller status register

Table 9-16 SmartMedia Controller Register Summary

9.3.2.1 SMC Command Register (SMCCMD)

.2.1 5	MC C	omma	па К	egisiei		CCMI)							0>	(8001.	6000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Hidd	en Com	mand 0						Hidde	en Com	mand 1						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Main	Comma	and						Seco	nd Corr	nmand						

Bits	Туре	Function
3124	R/W	Hidden Command 0. This Unique ID feature will be available to 128Mb NAND Flash and upward density products to prevent illegal copy of music files. Unique ID is put into redundant block of SmartMedia. Use this hidden command to access redundant block that cannot be accessed with open command, This byte filed is ignored when user block is accessed. For more information, refer to SmartMedia Maker's datasheet.
23:16	R/W	Hidden Command 1. Read ID command returns whether the SmartMedia card supports unique ID or not. Hidden 2 step command for Samsung is 30h-65h and for Toshiba is 5Ah-



15:8	R/W	parts of them (b SmartMedia. For	mands to operate Sm old type). Set 1 ST con write operation, set th mand byte field to Pag	nmand into this by his byte field to Se	te field exc	ept writing to
		Function	1 ST cycle 2 ND cycle	Function	1 ^{s⊤} cycle	2 ND cycle
		Serial Data Input	80h	Page Program		10h
		Read 0	00h	Block Erase	60h	D0h
		Read 1	01h	Status Read	70h	
		Read 2	50h	ID Read	90h	
		Reset	FFh			
7:0	R/W	Set 2 ND command I	here			

														0	x8001.
					26	25	24	23	22	21	20	19	18	17	16
					SMC	ADR26	6 ~ SM0	CADR1	6						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMCA	ADR15	~ SMCA	DR0												
Bits	Туре	Fun	nction												
26:0	R/W	SM	C Add	lress. S	SMC co	ntrolle	r begin:	s to ope	erate af	ter wri	ting an	addres	s to SM	ICADR.	. Hence
		a va	alid co	omman	d must	be se	t to SN	ACCMD	before	writin	ig to SM	ACADR	. Howe	ever, re	set and
		stat	us rea	ad com	mands	activat	e SMC	contro	ller afte	r writir	ng to SM	ЛССМЕ) becau	ise they	/ do not
		requ	uire ar	n addre	SS.										
		Foll	lowing	table s	shows v	alid ad	dress	range a	ccordin	g to S	martMe	dia car	d size.		
				Valiati	D A	م ما با ب	_								
			odel		Page A										
			MB		DR0 ~										
		-	B MB		DR0 ~										
			6 MB		DR0 ~										
			2 MB		DR0 ~										
		-	MB		DR0 ~										
		128	3 MB	SMCA	DR0 ~	SMCA	DR26								

9.3.2.3 SMC Data Write Register (SMCDATW)

				0	,		,							0	x8001.
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
N * (S	MCAD	R + 3)'s	s Byte	Data				N * (SMCAD	R + 2)	's Byte	Data			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N * (S	MCAD	R + 1)'s	s Bvte	Data				N * S	MCAD	R's Bvt	e Data				

Bits	Туре	Function
31:0	R/W	 Four byte data written to this register will be sent to SmartMedia. SMC controller receives a 32bit data from host controller or DMA controller. Then It starts to transmit from least significant byte to most significant byte, one byte at a time. This SMC controller writes a whole page at a single write transaction, so it requires 132 times consecutive writing (528 = 512+16 bytes). A page program process is as follows: 1. Set SMCCMD to xxxx8010h (Sequential Data Input + Page Program), SMCADR to desired target page address space, and then write first 4 byte data onto SMCDATW. If DMA mode enabled, DMA interrupt will be repeated until it writes 528 byte data to SmartMedia. In normal mode, interrupt will be generated every 4 bytes write. 2. At the end of sequential data input, SmartMedia goes into page program takes long time, no polling status register is recommended. SMC controller automatically generates write finish



9.3.2.4 S	MC Da			nartMedia c		ck to read	dy mode	Э.				
										_	0x	8001.600C
31	30	29 28	3 27	26 25	24	23	22 2	21 2	0 19	18	17	16
N * (S	MCADF	R + 3)'s By	rte Data			N * (SN	ICADR	+ 2)'s B	yte Data			
15	14	13 12	2 11	10 9	8	7	65	5 4	3	2	1	0
N * (S	MCAD	R + 1)'s By	rte Data			N * SM	CADR's	Byte D	ata			
Bits	Туре	Funct	tion									
		byte o byte o This S conse 1. Set care. SMCA 2. SM 3. Inte four b single Agains	data is store of buffer. Ho SMC contro cutive read SMCCMD Only 00h ADR to targ C controlled errupt (or D byte read. L transaction st to write of ad transfers	Media and s ad at least s ast controller ller reads a ing. A page to xxxx00yy command i et page addu r will access MA interrupt ike writing p a, so interrup pperation, th in software	ignificar or DMA whole pa reading h h (xxxx s valid. ress. SmartM accordi rocess, t will be ere is no	t byte an controlle age at a s process is can be ur No 01h edia with ng to inte reading p 132 times p read fini	d fourth r read th single re s as follo ique ID or 50h given co rrupt mo process s. sh inter	n byte da his regis ead trans ows: if redur h comm ode sett reads a rupt bec	ata is store ster to get saction, so ndant area hand supp d and addr ting) will be whole 520 cause we c	ed at m 4 byte o it requi access orted) ess. e gener 8 byte i can cou	ost sigr data at a ires 132 ed, yy is and the ated aft n a pag nt the n	nificant a time. 2 times s don't en set er first ge at a umber
9.3.2.5 SI 31	MC Ca	onfigurai 6	tion Regi 5	ster (SMC	CONF	7) 3	2	2	1		0> 0	8001.6010

POW ENAE		SAFE MARGIN	SMC ENABLE	CONT PAGE EN	INTR EN	DMA EN	UNIQUE ID EN	BIG CARD ENABLE			
Bits	Туре	Function									
31	R/W	Power on sleep mo		te SMC contro	ller, set this bit	. Reset will fal	the controller	into the deep			
30:7	-	Reserved	I. Keep these	bits to zero.							
6	R/W	enable ar signal ap of read a	nd write enab plied to Smar	. In normal mo le signals. But tMedia is reduc ble signal will ta safely.	when this bit s ced by 1 autor	set, the duration natically. By e	on of read and nabling this, th	d write enable ne rising edge			
5	R/W		SMC controller enable bit. Reset this bit will make SMC controller stay in standby mode. No interrupt generated, no action occurred.								
4	R/W	command address a	d and address and a predefi	enable. If this s setting. Usua ned size. Setti or write Smarth	Ily DMA controng DMA acces	oller accesses is size in SMC	multiple page	es with a start			
3	R/W	Interrupt will be se poll the i whole pag	will automatically read or write SmartMedia with DMA mode. Interrupt enable. After reading a word or before writing a word, the interrupt bit of SMCSTAT will be set and interrupt will occur if INTR EN is enabled. If this bit is disabled, software must poll the interrupt flag of SMCSTAT to know the occurrence of an interrupt. After writing a whole page (or pages when CONT PAGE EN is enabled) to SmartMedia, write finish interrupt will also be generated to notice that the SmartMedia complete the write operation								
2	R/W										
1	R/W Redundant page enable. When use SmartMedia with unique ID and want to access redundant page area, set high. This bit cannot be cleared automatically, so in order to read										



		this bit h	igh.										
.6 SI	MC Tir	ning Para	meter	Regis	ter (Sl	MCTIM	(E)						
		0		0	``		,					0	x8001
31	30	29 28	27	26	25	24	22	21	20	19	18	17	16
DMA	SIZE		WAI	T COUN	ITER		BYT	E COU	NTER				
					9	8					2	1	0
					HIGH								
					COUI	NTER					LOV		
	_												
Bits	Туре	Functio											
31:28	R/W				it. Maxir	num 15 p	ages are a	ccessib	le at a t	ime.			
		0000 = r 0001 = 1		nea.									
		0001 = 2 0010 = 2											
			- pagee										
		1111 = 1	5 page	s									
27:24	R/W	Wait cou	unter m	aximum	limit va	lue. Wait	ng time del	ay betv	veen ad	dress l	atch an	d write	data ir
		page pro	ogram r	node or	betwee	en addres	s latch and	read d	ata in re	ead ID r	node a	nd read	l status
		register			by this r	egister.							
		0000 = 1	-										
		0001 = 2	2 BCLK	wiath									
		 1111 = 1	6 BCL	(width									
	-			(maan									
23		Reserve	d										
23 22:16	R/W	Reserve Should s		se bits a	s 0x7F	to access	full 512 by	tes pag	ge at on	e acce	ss com	mand (I	read o
			set thes	e bits a	s 0x7F	to access	full 512 by	rtes paç	ge at on	e acce	ss com	mand (I	read o
		Should s	set thes	se bits a	s 0x7F	to access	full 512 by	rtes paç	ge at on	e acce	ss com	mand (i	read o
22:16	R/W	Should s program Reserve High pul	set thes). d se widt	h value	of read	enable a	nd write er	nable si	gnal. Th	ne widtl	h must	satisfy	the AC
22:16 15:10	R/W -	Should s program Reserve High pul characte	set thes). ed lse widt eristics	h value of Sma	of read	enable a to guar		nable si	gnal. Th	ne widtl	h must	satisfy	the AC
22:16 15:10	R/W -	Should s program Reserve High pul characte enable,	set thes). d se widt eristics width w	h value of Sma rill be de	of read artMedia acreased	enable a to guai d by one.	nd write er antee corr	able si ect tra	gnal. Th	ne widtl f data.	h must With	satisfy	the AC
22:16 15:10	R/W -	Should s program Reserve High pul characte enable, 00 = 1 B	set thes). d se widt eristics width w SCLK w	h value of Sma rill be de idth (0 E	of read artMedia ecreased 3CLK wi	enable a to guar d by one. th safety	nd write er antee corr margin ena	nable si ect tra	gnal. Th	ne widtl f data.	h must With	satisfy	the AC
22:16 15:10	R/W -	Should s program Reserve High pul characte enable, 00 = 1 B 01 = 2 B	set thes). d se widt eristics width w SCLK w	h value of Sma rill be de idth (0 E idth (1 E	of read artMedia ecreased 3CLK wi 3CLK wi	enable a to guar d by one. th safety th safety	nd write er antee corr margin ena margin ena	nable si ect tra ible. Do	gnal. Th	ne widtl f data.	h must With	satisfy	the AC
22:16 15:10	R/W -	Should s program Reserve High pul characte enable, 00 = 1 B 01 = 2 B 10 = 3 B	set thes). d se widt eristics width w SCLK w SCLK w	h value of Sma rill be de idth (0 E idth (1 E idth (2 E	of read artMedia acreased 3CLK wi 3CLK wi 3CLK wi	enable a to guar d by one. th safety th safety th safety	nd write er antee corr margin ena margin ena margin ena	nable si ect tra ible. Do ible) ible)	gnal. Th	ne widtl f data.	h must With	satisfy	the AC
22:16 15:10 9:8	R/W -	Should s program Reserve High pul characte enable, 00 = 1 B 01 = 2 B 10 = 3 B 11 = 4 B	set thes). d se widt eristics width w GCLK w GCLK w CLK w	h value of Sma rill be de idth (0 E idth (1 E idth (2 E	of read artMedia acreased 3CLK wi 3CLK wi 3CLK wi	enable a to guar d by one. th safety th safety th safety	nd write er antee corr margin ena margin ena	nable si ect tra ible. Do ible) ible)	gnal. Th	ne widtl f data.	h must With	satisfy	the AC
22:16 15:10	R/W -	Should s program Reserve High pul characte enable, 00 = 1 B 01 = 2 B 10 = 3 B 11 = 4 B Reserve	set thes). d se widt eristics width w GCLK w GCLK w GCLK w CLK widt	h value of Sma ill be de idth (0 E idth (1 E idth (2 E idth (3 E	of read artMedia ecreased 3CLK wi 3CLK wi 3CLK wi 3CLK wi	enable a to gual d by one. th safety th safety th safety th safety	nd write er antee corr margin ena margin ena margin ena margin ena	nable si ect tra ible. Do ible) ible) ble)	gnal. Tr nsfer of on't mak	ne widtl f data. e this c	h must With case)	satisfy Safety	the AC Margir
22:16 15:10 9:8 7:3	R/W - R/W	Should s program Reserve High pul characte enable, 00 = 1 B 01 = 2 B 10 = 3 B 11 = 4 B Reserve Low puls	set thes). se widt eristics width w CLK w CLK w CLK w cLK widt se widt	h value of Sma iill be de idth (0 E idth (1 E idth (2 E idth (3 E h value	of read artMedia acreased 3CLK wi 3CLK wi 3CLK wi 3CLK wi of read	enable a a to gual d by one. th safety th safety th safety th safety enable a	nd write er antee corr margin ena margin ena margin ena	hable si ect tra ble. Do ble) ble) ble) able si	gnal. Th nsfer of on't mak gnal. Th	ne width f data. e this c	h must With ase)	satisfy Safety satisfy	the AC Margir the AC
22:16 15:10 9:8 7:3	R/W - R/W	Should s program Reserve High pul characte enable, 00 = 1 B 01 = 2 B 10 = 3 B 11 = 4 B Reserve Low puls characte enable,	set thes b). d se width width w GCLK w GCLK w GCLK w GCLK w d se width aristics width w	h value of Sma iill be de idth (0 E idth (1 E idth (2 E idth (3 E h value of Sma iill be de	of read artMedia acreased 3CLK wi 3CLK wi 3CLK wi 3CLK wi of read artMedia	enable a to guar d by one. th safety th safety th safety th safety enable a to guar d by one.	nd write er antee corr margin ena margin ena margin ena margin ena nd write en antee corr	hable si ect tra ble. Do ble) ble) ble) able si ect tra	gnal. Th nsfer of on't mak gnal. Th nsfer of	ne widtl f data. e this c ne widtl f data.	h must With asse)	satisfy Safety satisfy	the AC Margir the AC
22:16 15:10 9:8 7:3	R/W - R/W	Should s program Reserve High pul characte enable, 00 = 1 B 01 = 2 B 10 = 3 B 11 = 4 B Reserve Low puls characte enable, 000 = 1	set thes). d se widt rristics width w GCLK w GCLK w GCLK w GCLK w GCLK w d se widt eristics width w BCLK \	h value of Sma iill be de idth (0 E idth (1 E idth (2 E idth (3 E h value of Sma iill be de width (0	of read artMedia acreased 3CLK wi 3CLK wi 3CLK wi 3CLK wi of read artMedia acreased BCLK v	enable a to guar d by one. th safety th safety th safety enable a to guar d by one. vith safety	nd write er antee corr margin ena margin ena margin ena margin ena margin ena	hable si ect tra ble. Do ble) ble) ble) able si ect tra able, D	gnal. Th nsfer of on't mak gnal. Th nsfer of	ne widtl f data. e this c ne widtl f data.	h must With asse)	satisfy Safety satisfy	the AC Margir the AC

9.3.2.7 SMC Status Register (SMCSTAT)

.2., 5010 5	inns negist		,				0x8001.6	01C
31	30	29	28	27	26	25	24	
CD INTR	nSMCE	SMCLE	SMALE	nSMWE	nSMRE	nSMWP	SMR/B	
23	22	21	20	19	18	17	16	
CURRENT C	COMMAND/CA	RD DETECT I	NOTIFICATION	N				
15	14	13	12	11	10	9	8	
EXTRA AREA	BYTE COUN	іт						
7	6	5	4	3	2	1	0	



INTER	RNAL STA	NTE	CARD DETECT	IRQ	DRQ	BUSY				
Bits	Туре	Function								
31	R	Card Detect Interrupt. When card inse		,		be generated.				
		In the interrupt service routine, look at	t this bit to ider	ntify interrupt ty	vpe.					
30:24	R	Current status of output signals.								
23:16	R	Current active command. If in card de	Current active command. If in card detect interrupt, this byte shows 0xCD.							
15	R	Set when extra area of a page is acce	Set when extra area of a page is accessed.							
14:8	R	Current address of a page in word un	its.							
7:4	R	Shows internal state machine's state.								
3	R	Set when SMC enable and SMC card	Set when SMC enable and SMC card inserted. It will be zero when card removed.							
2	R	Interrupt flag	Interrupt flag							
1	R	DMA interrupt flag	DMA interrupt flag							
0	R	Reset shows SMC is in idle mode. Set means SMC in working mode.								





9.4 Sound Interface

The Sound Control Unit (SCU) is an interface block to transfer sound data to external speakers.

The SCU is an interface block used to send data to the external speaker through the internal 8-bit DA converter. It can process 44.1/22.05/11.025/8KHz sampled 8-bit mono or 16-bit stereo sound data.

This unit has a 32-bit register to receive sound data from the CPU through DMA or interrupt mode. This unit requests the DMA or interrupt controller every 32-bit processing time, which depends on the sampling frequency. It has two separate signals for DAC that indicate the direction of data for the stereo sound. Either higher or lower byte of 16-bit stereo sound data can be played through the left or right speaker by programming the control register. During mono playback, this unit sends the same data for the left and right channels.

There are two test registers. Both these registers should be cleared during normal operation. TICCLK port is also assigned for production test only.

Features

- Sound playback
- Supports programmable sampling rate
- 32-bit internal data register for DMA
- Auto DMA request
- 8-bit resolution DAC control
- Supports non-overlapping left/right signal for DAC
- Supports test mode

9.4.1 External Signals

Pin Name	Туре	Description
ADACR	0	Sound DAC output for Right
ADACL	0	Sound DAC output for Left

9.4.2 Registers

Address	Name	Width	Default	Description
0x8001.3000	SCONT	8	0x0	Control register
0x8001.3004	SDADR	32	0x0	Data register

Table 9-17 Sound Controller Register Summary

9.4.2.1 SCONT

										0x8001.3	30
-			7	6	5	4	3	2	1	0	
Rese	rved		MONO	DMA	POR	DAC	RL	SAMP		INT	
											_
Bits	Туре	Function									
7	R/W	0 – stereo									
		1 – mono									_
6*	R/W	DMA request masking bit									
		0 - masking									
		1 – unmasking									
5	R/W	This bit should be cleared to minimize power consumption when not in use.									
		0 - power down mode									
		1 - normal mode									_
4	R/W	DAC operation enable/disa	able. During	g disable	d, DAC i	is in pov	ver save	e mode.			
		0 - DAC disable									
		1 - DAC enable									
3	R/W	When cleared, lower byte	data goes t	o left spe	eaker. (A	DACL p	in)				-
		0 - lower byte data goes	to ADACL	pin							
		1 - lower byte data goes	to ADACR	pin							
2:1	R/W	Programmable sampling ra	ate								-



		00 - 11.025KHz	
		01 - 22.05KHz	
		10 - 44.1KHz	
		11 - 8KHz	
0*	R/W	0 Interrupt request masking bit	
		0 - masking	
		1 – unmasking	

Note Those bits marked with an asterisk should not be enabled simultaneously during normal operation. (The programmer can select only one--either Interrupt or DMA mode.)

9.4.2.2 SDADR

This register can be programmed after setting Bit 5 of the SCONT register.

J	30 29	0x8001.3004 2 1 0
Bits	Туре	Function
32	R/W	Sound Data This register receives data by DMA Controller or CPU. This unit processes the lower 16-bit data followed by the higher 16-bit data. After the lower 16-bit is processed, this unit is ready to receive new data and sends a request signal to DMA Controller or CPU. In mono mode, the lower byte is processed first followed by the higher byte.





9.5 USB Slave Interface

This section describes the implementation-specific options of USB protocol for a device controller. It is assumed that the user has knowledge of the USB standard. This USB Device Controller (USBD) is chapter 9 (of USB specification) compliant, and supports standard device requests issued by the host. The user should refer to the Universal Serial Bus Specification revision 1.1 for a full understanding of the USB protocol and its operation. (The USB specification 1.1 can be accessed via the World Wide Web at: http://www.usb.org). The USBD is a universal serial bus device controller (slave, not hub or host controller) which supports three endpoints and can operate half-duplex at a baud rate of 12 Mbps. Endpoint 0,by default is only used to communicate control transactions to configure the USBD after it is reset or physically connected to an active USB host or hub. Endpoint 0's responsibilities include connection, address assignment, endpoint configuration and bus numeration.

The connected host that can get a device descriptor stored in USBD's internal ROM via endpoint 0 configures the USBD. The USBD uses two separate 32 x 8 bit FIFO to buffer receiving and transmitting data to/from the host. The external pins dedicated to this interface are UVPO, UVP, UVMO, UVM, URCVIN, nUSBOE and USUSPEND. These signals should be connected to USB transceiver such as PDIUSBP11 provided by Philip Semiconductor. Refer to data sheet PDIUSBP11). The CPU can access the USBD using Interrupt controller, by setting the control register appropriately. This section also defines the interface of USBD and CPU.

* Notice: Don't use this USB device function with a LS device (like a USB mouse) in a same HUB.

FEATURES

• Full universal serial bus specification 1.1 compliant.

• Receiver and Transceiver have 32 bytes FIFO individually (this supports maximum data packet size of bulk transfer).

• Internal automatic FIFO control logic. (According to FIFO status, the USBD generates Interrupt service request signals to the CPU)

Supports high-speed USB transfer (12Mbps).

• There are two endpoint of transmitter and receiver respectively, totally three endpoints including endpoint 0 that has responsibility of the device configuration.

• CPU can access the internal USB configuration ROM storing the device descriptor for Hand-held PC (HPC) by setting the predefined control register bit.

USB protocol and device enumeration is performed by internal state-machine in the USBD.

- The USBD only supports bulk transfer of 4-transfer type supported by USB for data transfer.
- Endpoint FIFO (Tx, Rx) has the control logic preventing FIFO overrun and under run error.

Note Product ID: 7210 *Vendor ID:* 05b4 * can be modified

Reference document - Hms30c7210_UsbDownLoad_V1.3.2Guide_with_Errata.pdf

[Location: <u>http://www.MagnaChip.com</u> –SP-MCU-ARM Core Based-HMS30C7210 Reference Design Kit-Miscellany]



9.5.1 Block Diagram




Figure 9-1 USB Block Diagram

The USB, Figure 9-2: USBD Block Diagram comprises the Serial Interface Engine (SIE) and Device Interface (DEV). The SIE connects to the USB through a bus transceiver, and performs NRZI conversion, bit un-stuffing, CRC checking, packet decoding and serial to parallel conversion of the incoming data stream. In outgoing data, it does the reverse, that is, parallel to serial of outgoing data stream and packetizing the data, CRC generation, bit stuffing and NRZI generation.

The DEV provides the interface between the SIE and the device's endpoint FIFO, ROM storing the device descriptor. The DEV handles the USB protocol, interpreting the incoming tokens and packets and collecting and sending the outgoing data packets and handshakes. The endpoints FIFO (RX, TX) give the information of their status (full/ empty) to the AMBA interface and AMBA I/F enable the CPU to access the FIFO's status register and the device descriptor stored in ROM. The AMBA interface generates a FIFO read/write strobe without FIFO's errors, based on APB signal timing. In case of data transmitting through TX FIFO (when USB generates an OUT token, AMBA I/F generates Interrupt to CPU), the user should set the transmitting enable bit in the control register. If the error of FIFO (Rx: overrun, TX: under-run) occurs, the AMBA I/F cannot generate FIFO read/ write.

9.5.2 Theory of Operation

The MagnaChip USB Core enables a designer to connect virtually any device requiring incoming or outgoing PC data to the Universal Serial Bus. As illustrated in Figure 9-2: USBD Block Diagram, the USB core comprises two parts, the SIE and DEV. The SIE connects to the Universal Serial Bus via a bus transceiver. The interface between the SIE and the DEV is a byte-oriented interface that exchanges various types of data packets between two blocks.

Serial Interface Engine

The SIE converts the bit-serial, NRZI encoded and bit-stuffed data stream of the USB into a byte and packet oriented data stream required by the DEV. As shown in Figure 9-3: MagnaChip Serial Interface Engine, it comprises seven blocks: Digital Phase Lock Loop, Input NRZI decode and bit-unstuff, Packet Decoder, Packet Encoder, Output bit stuff and NRZI encode, Counters, and the CRC Generation & Checking block. Each of the blocks is described in the following sections.






Figure 9-2 USB Serial Interface Engine

Digital Phase Lock Loop

The Digital Phase Lock Loop module takes the incoming data signals from the USB, synchronizes them to the 48MHz input clock, and then looks for USB data transitions.

Based on these transitions, the module creates a divide-by-4 clock called the usbclock. Data is then output from this module synchronous to the usbclock.

Input NRZI decode and bit-unstuff

The Input NRZI decodes and bit-unstuff module extracts the NRZI encoded data from the incoming USB data. Transitions on the input serial stream indicate a 0, while no transition indicates a 1. Six ones in a row cause the transmitter to insert a 0 to force a transition, therefore any detected zero bit that occurs after six ones is thrown out.

Packet Decoder

The Packet Decoder module receives incoming data bits and decodes them to detect packet information. It checks that the PID (Packet ID) is valid and was sent without error.

After decoding the PID, the remainder of the packet is split into the address, endpoint, and CRC5 fields, if present. The CRC Checker is notified to verify the data using the incoming CRC5 field. If the packet is a data packet, the data is collected into bytes and passed on with an associated valid bit. Table 9-6: Supported PID Types shows the PID Types that are decoded (marked as either Receive or Both). At the end of the packet, either the packetok or packetnotok signal is asserted. Packetnotok is asserted if any error condition arose (bad valid bit, bit-stuff, bad PID, wrong length of a field, CRC error, etc.).

PID Type	Value	Send/Receive	PID Type	Value	Send/Receive
OUT	4'b0001	Receive	DATA1	4'b1011	Both
IN	4'b1001	Receive	ACK	4'b0010	Both
SOF	4'b1101	Receive	NAK	4'b1010	Send
SETUP	4'b0000	Receive	STALL	4'b1110	Send
DATA0	4'b0011	Both	PRE	4'b1100	Receive

Table 9-18 USB Supported PID Types

Packet Encoder

The Packet Encoder creates outgoing packets based on signals from the DEV. Table 9-6: Supported PID Types shows the PID Types that can be encoded (marked as Send or Both). For each packet type, if the associated signal sends type is received from the DEV, the packet is created and sent. Upon completion of the packet, packettypesent is asserted to inform the DEV of the successful transmission. The Packet Encoder creates the outgoing PID, grabs the data from the DEV a byte at a time, signals the CRC Generator to create the CRC16 across the data field, and then sends the CRC16 data. The serial bits are sent to the Output bit stuff and NRZI encoder.

Output bit stuff and NRZI encoder

The Output bit stuff and NRZI encoder takes the outgoing serial stream from the Packet Encoder, inserts stuff bits (a zero is inserted after six consecutive ones), and then encodes the data using the NRZI encoding scheme (zeroes cause a transition, ones leave the output unchanged).



Counter block

The Counter block tracks the incoming data stream in order to detect the following conditions: reset, suspend, and turnaround. It also signals to the transmit logic (Output NRZI and bit stuff) when the bus is idle so transmission can begin.

Generation and Checking block

The Generation and Checking block checks incoming CRC5 and CRC16 data fields, and generates CRC16 across outgoing data fields. It uses the CRC polynomial and remainder specified in the USB Specification Version 1.1.

Device Interface

The DEV shown in Figure 9-4: Device Interface works at the packet and byte level to connect a number of endpoints to the SIE. It understands the USB protocol for incoming and outgoing packets, so it knows when to grab data and how to correctly respond to incoming packets. A large portion of the DEV is devoted to the setup, configuration, and control features of the USB. As shown in Figure 9-4: Device Interface the DEV is divided into three blocks: Device Controller, Device ROM, and Start of Frame. The three blocks are described in the following sections.




Figure 9-3 USB Device Interface Device Controller

Device Controller

The Device Controller contains a state machine that understands the USB protocol. The (SIE) provides the Device Controller with the type of packet, address value, endpoint value, and data stream for each incoming packet. The Device Controller then checks to see if the packet is targeted to the device by comparing the address/endpoint values with internal registers that were loaded with address and endpoint values during the USB enumeration process. Assuming the address/endpoint is a match, the Device Controller then interprets the packet. Data is passed on to the endpoint for all packets except SETUP packets, which are handled specially. Data toggle bits (DATA0 and DATA1 as defined by the USB spec) are maintained by the Device Controller. For IN data packets (device to host) the Device Controller sends either the maximum number of bytes in a packet or the number of bytes available from the endpoint. All packets are acknowledged as per the spec. For SETUP packets, the incoming data is extracted into the relevant internal fields, and then the appropriate action is carried out. Table 9-7: Supported Setup Requests lists the types of setup operations that are supported.

Setup Request	Value	Supported	Setup Request	Value	Supported
Get Status	0	Device, Interface, Endpoint	Get Configuration	8	Device
Clear Feature	1	Endpoints Only	Set Configuration	9	Device
Set Feature	3	Not supported	Get Interface	10	Not supported
Set Address	5	Device	Set Interface	11	Not supported
Get Descriptor	6	Device	Synch Frame	12	Not supported
Set Descriptor	7	Not supported			

Table 9-19 USB Supported Setup Requests

Start of Frame

The Start of Frame logic generates a pulse whenever either the incoming Start of Frame (SOF) packet arrives or approximately 1 ms after it the last one arrived. This allows an isochronous endpoint to stay in sync even if the SOF packet has been garbled.





9.5.3 Endpoint FIFOs (Rx, Tx)

Each endpoint FIFO has the specific number of FIFO depth according to data transfer rate. In case of maximum packet size for bulk transfer is 32 bytes that is supported in USBD. Each FIFO generates data ready signals (means FIFO not full or FIFO not empty) to AMBA IF. It contains the control logic for transferring 4 bytes at a read/write strobe generated by AMBA to obtain better efficiency of AMBA bus.

9.5.4 External Signals

Pin Name	Туре	Description
USBP	I/O	USB transceiver signal for P+
USBN	I/O	USB transceiver signal for N+

9.5.5 Registers

Address	Name	Width	Default	Description
0x8005.1000	GCTRL	4	0x0	USB Global Configuration Register
0x8005.1004	EPCTRL	21	0x0	Endpoint Control Register
0x8005.1008	INTMASK	10	0x3ff	Interrupt Mask Register
0x8005.100C	INTSTAT	20	0x0	Interrupt Status Register
0x8005.1010	PWR	4	0x0	Power Control Register
0x8005.1018	DEVID	32	0x721005b4	Device ID Register
0x8005.101C	DEVCLASS	32	Oxffffff	Device Class Register
0x8005.1020	INTCLASS	32	Oxffffff	Interface Class Register
0x8005.1024	SETUP0	32	-	SETUP Device Request Lower Address
0x8005.1028	SETUP1	32	-	SETUP Device Request Upper Address
0x8005.102C	ENDP0RD	32	-	ENDPOINT0 Read Address
0x8005.1030	ENDP0WT	32	-	ENDPOINT0 WRITE Address
0x8005.1034	ENDP1RD	32	-	ENDPOINT1 READ Address
0x8005.1038	ENDP2WT	32	-	ENDPOINT2 WRITE Address

Table 9-20 USB Slave interface Register Summary

9.5.5.1 GCTRL

.1 0	CIKL					0x8005.1	100					
31		4	3	2	1	0						
Rese	rved		TRANSel	WBack	Resume	DMADis						
Bits	s Type Function											
3	R/W	USB Transceiver power-down mode selection. When this bit is high, SUSPEND signal of internal USB transceiver is forced to go high immediately. This is for power-down scheme of that transceiver when USB function is NOT used. It is recommended that this value keeps zero while USB normal operation										
2	R/W	HMS30C7210 does not supports Write This bit must be set to '0'.	e-Back clear	mode for Inte	errupt Statu	ıs Register.						
1	R/W	This Enables Remote Resume Capabiliti signaling. Should be cleared to stop resur	This Enables Remote Resume Capabilities. When This Bit Set, USB Drives remote resume signaling. Should be cleared to stop resume									
0	R	DMA Disable bit. HMS30C7210 does no changeable		MA, so value o	f this bit (log	gic 1) is not						

9.5.5.2 EPCTRL

									0x8005.1	1004
31	21	20	19	18	17 16	15	14	13	12	
Reserved		CLR2	CLR	1 CLR0	E2TXB	E2SND	E2NK	E2ST	E2En	
11	10	9	8	7	4	3	2	1	0	



E1RC\	V E1	NK E1ST	E1En	E0TXB	E0NK	E0ST	E0TR	E0En						
Bits	Туре	Function												
20	R/W	Clear Endpoi	nt2 FIFO F	Pointer(Auto cleared	by Hardware).									
19	R/W	Clear Endpoi	nt1 FIFO F	Pointer(Auto cleared	by Hardware).									
18	R/W	Clear Endpoi	Clear Endpoint0 FIFO Pointer(Auto cleared by Hardware).											
17~	R/W	USB Can Tra	USB Can Transmit NON Maximum sized Packet. This Field contains the residue byte whi											
16		should be tra	hould be transmitted.											
15	R/W	This Bit enal	bles NON	Maximum sized Pa	cket transfer. After	NON max	kimum size	ed packet						
		transfer, this	ransfer, this bit is auto cleared and return to Maximum Packet size transfer mode.											
14	R/W	When This B	When This Bit is Set, and Endpoint2 is not enabled, USB should send NAK Handshake											
13	R/W	When This B	it is Set, ar	nd Endpoint2 is not o	enabled, USB should	I send STA	LL Hands	hake						
12	R/W	Enable Endp	oint2 as IN	Endpoint										
11	R/W	This bit must	be zero.	So only maximum	packet size RX tran	sfer mode	is suppor	ted. This						
		means RX (H	IOST OUT) data packet size is	fixed to 32 bytes on	ly.								
10	R/W	When This B	it is Set, ar	nd Endpoint1 is not	enabled, USB should	send NA	< Handsha	ke						
9	R/W	When This B	it is Set, ar	nd Endpoint1 is not	enabled, USB should	send STA	LL Hands	hake						
9 8	R/W	Enable Endp	oint1 as O	UT Endpoint										
7~4	R/W	This Bit Stor	es the By	rte Count which sh	ould be transmitted	to HOST	when IN	token is						
		received (Exc	ception :: V	Vhen This bit is 0, 8	Byte are transferred)									
3	R/W	When This B	it is Set, ar	nd Endpoint0 is not	enabled, USB should	send NA	< Handsha	ke						
2	R/W	When This B	it is Set, ar	nd Endpoint0 is not	enabled, USB should	send STA	LL Hands	hake						
1	R/W	When this Bit	1, Endpoir	nt0 is configured to I	N endpoint. (others C	OUT endpo	oint)							
0	R/W	Enable Endp	oint0		• ·	•	•							

9.5.5.3 INTMASK

5.5.	5.5.3 INTMASK 0x8005.1008													
											0)		1008	
	31	10	9	8	7	6	5	4	3	2	1	0		
	Rese	erved	E0STL	SUS	RESET	E2EM	E10V	E1FU	E0EM	E00V	E0FU	SET		
	Bits	Type Function											_	
	9	R/W	Mask	Mask Endpoint0 Stall Interrupt										
1	8	R/W	Mask	Mask SUSPEND Interrupt										
	7	R/W	Mask	USB Ca	ble RESET li	nterrupt							_	
	6	R/W	Mask	Endpoin	t2 Empty Inte	errupt							_	
	5	R/W	Mask	Endpoin	t1 Overrun Ir	terrupt (Ma	iy not be u	ised)					_	
	4	R/W	Mask	Endpoin	t1 Full Interru	ıpt							_	
	3	R/W	Mask	Endpoin	t0 Empty Inte	errupt							_	
2	2	R/W	Mask	Endpoin	t0 Overrun Ir	iterrupt (Ma	iy not be u	ised)					_	
	1	R/W	Mask	Endpoin	t0 Full Interru	ıpt							_	
(0	R/W	Mask Endpoint0 Setup Token Received Interrupt											

9.5.5.4 INTSTAT

								0x	8005.100C
31	20		19	14		13		0	
Reserved			EP1RXBYT	E		EP0RX	BYTE		
9	8	7	6	5	4	3	2	1	0
E0STL	SUS	RESET	E2EM	E10V	E1FU	E0EM	E00V	E0FU	SET

Bits	Туре	Function
19~ 14	R/W	Currently Remained Byte In Endpoint1 Receive FIFO which should be read by HOST
13~ 10	R/W	Currently Remained Byte in Endpoint0 Receive FIFO which should be read by HOST
9	R/W	Endpoint0 Stall Interrupt
8	R/W	SUSPEND Interrupt
7	R/W	USB Cable RESET Interrupt
6	R/W	Endpoint2 Empty Interrupt

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.





5	R/W	Endpoint1 Overrun Interrupt (May not be used)
4	R/W	Endpoint1 Full Interrupt
3	R/W	Endpoint0 Empty Interrupt
2	R/W	Endpoint0 Overrun Interrupt (May not be used)
1	R/W	Endpoint0 Full Interrupt
0	R/W	Endpoint0 Setup Token Received Interrupt

9.5.5.5 PWR

31		4	3	2	0x8005.1010
		Reserved	EnBCLK	SWUPDATE	PwrMD
Bits	Туре	Function			
3	R/W	Enable BCLK to USB FIFO Block			
		USB Core Power Mode Update Mode, When This Bit 1, Only software can update USB Core Power Mode. But this bit 0, USB core automatically update its power status according to cable state			
2	R/W	Power Mode. But this bit 0, USB core autor			

9.5.5.6 DEVID

Bits	Туре	Function
31:0	R/W	USB Core Can Change Device ID Field by writing Appropriate Device ID Value to This
		Register

9.5.5.7 DEVCLASS

		0x8005.1010
Bits	Туре	Function
23:0	R/W	USB Core Can Change Device Class Field by writing Appropriate Device ID Value to This Register

9.5.5.8 INTCLASS

Bits	Туре	Function
23:0	R/W	USB Core Can Change Interface Class Field by writing Appropriate Device ID Value to This
		Register

- While USB device configuration process, HOST requests Descriptors.

This USB block has a hard-wired descriptor ROM, but there are 3 fields (whole 10 bytes size) user adjustable.

[DEVICE DESCRIPTOR]

- see USB spec. 1.1 (9.6 Standard USB Descriptor Definitions) for more detail

OFFSET (BYTE)	INITIAL VALUE	DESCRIPTION	ADJUSTABLE
h00	h12	length	
h01	h01	DEVICE	
h02	h00	spec version 1.00	
h03	h01	spec version	
h04	hFF	device class	YES
h05	hFF	device sub-class	YES
h06	hFF	vendor specific protocol	YES
h07	h08	max packet size	

- 92 -

0x8005.1018

0x8005.1020



h08	hB4	vendor id	YES
h09	h05	vendor id (05b4) for HME	YES
h0a	h02	product id	YES
h0b	h72	product id (7210) for HME7210	YES
h0c	h01	device release #	
h0d	h00	device release #	
h0e	h00	manufacturer index string	
h0f	h00	product index string	
h10	h00	serial number index string	
h11	h01	number of configurations	

* DEVID register has 32-bit width and it covers vendor id to product id (offset from h08 to h0b): DEVID [31:24] – h0b, DEVID [23:16] – h0a, DEVID [15:8] – h09, DEVID [7:0] – h08
 * DEVCLASS register has 24-bit width and it covers device class to vendor specific protocol (offset from h04 to

h06): DEVCLASS [23:16] - h06, DEVCLASS [15:8] - h05, DEVCLASS [7:0] - h04

OFFSET (BYTE)	INITIAL VALUE	DESCRIPTION	ADJUSTABLE
h00	h09	Length of this descriptor	
h01	h02	CONFIGURATION (2)	
h02	h20	Total length includes endpoint descriptors	
h03	h00	Total length high byte	
h04	h01	Number of interfaces	
h05	h01	Configuration value for this one	
h06	h00	Configuration - string	
h07	h80	Attributes - bus powered, no wakeup	
h08	h32	Max power - 100 ma is 50 (32 hex)	
h09	h09	Length of the interface descriptor	
h0a	h04	INTERFACE (4)	
h0b	h00	Zero based index 0f this interface	
h0c	h00	Alternate setting value (?)	
h0d	h02	Number of endpoints (not counting 0)	
h0e	hFF	Interface class, ff is vendor specific	YES
h0f	hFF	Interface sub-class	YES
h10	hFF	Interface protocol	YES
h11	h00	Index to string descriptor for this interface	
h12	h07	Length of this endpoint descriptor	
h13	h05	ENDPOINT (5)	
h14	h01	Endpoint direction (00 is out) and address	
h15	h02	Transfer type – h02 = BULK	
h16	h20	Max packet size - low : 32 byte	
h17	h00	Max packet size - high	
h18	h00	Polling interval in milliseconds (1 for iso)	
h19	h07	Length of this endpoint descriptor	
h1a	h05	ENDPOINT (5)	
h1b	h82	Endpoint direction (80 is in) and address	
h1c	h02	Transfer type – h02 = BULK	
h1d	h20	Max packet size - low : 32 byte	
h1e	h00	Max packet size - high	
h1f	h00	Polling interval in milliseconds (1 for iso)	

[CONFIGURATION DESCRIPTOR]

* see USB spec. 1.1 (9.6 Standard USB Descriptor Definitions) for more detail

* The descriptor has 4 parts : Configuration, Interface, Endpoint1, Endpoint2 (doubled lines)

0x8005.1024 / 0x8005.1028



[STRING DESCRIPTOR]

OFFSET	INITIAL VALUE	DESCRIPTION			AD.	JUST	ABLE
h0	h02	size in bytes					
h1	h03	STRING type (3)					
- 1 · · ·			 A (1				

* This index zero string descriptor means a kind of look up table. As there is no other string descriptor and as there is no further information in this descriptor, USB block does not support strings. (All string index fields are filled with zero)

9.5.5.9 SETUP0 / SETUP1

Bits	Туре	Function
31:0	R/W	USB Core can accept vendor specific protocol command using Endpoint0. This Register
		contains previously received Setup Device Request Value (64-bit Wide, half in each Register)

- Below is Request format from HOST when configuration.

[Standard Device Request Format]

bmRequestType	bRequest	wValue		windex		wLength	
Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7

When HOST sends request to USB device, this USB block handles a few requests by SIE (Serial Interface Engine).

This is the condition of requests which this USB SIE can handle.

- Request Type must be Standard (b00): see USB spec. 9.3 Table 9-2 'Format of Setup Data' for more detail. Offset 0 (bmRequestType field) D[6:5] (Type) ; 00 Standard, 01 Class, 10 Vendor, 11 reserved.
- Request must be one of these: GET_DESCRIPTOR, SET_ADDRESS, SET_INTERFACE, SET_CONFIGURATION, GET_INTERFACE, GET_CONFIGURATION and GET_STATUS.

So for requests other than above, HMS30C7210 USB sets 9.5.5.4 INTSTAT [0] and it means HOST sent Setup Request that USB SIE cannot handle by itself and these 9.5.5.9 SETUP0 and 9.5.5.10 SETUP1 resister hold Device Request Data (8 bytes : 64 bit described above). This function is to handle standard requests that SIE cannot handle and to handle vendor specific requests.

* Note: 9.5.5.4 INTSTAT [0] bit will not go 'high' in case of Setup request if SIE can handle that request by itself.

9.5.5.10 ENDPORD

			0x8005.102C
Bits	Туре	Function	
31:0	R/W	Each Endpoint 0 FIFO Read	

9.5.5.11 ENDPOWT

Bits	Туре	Function
31:0	R/W	Each Endpoint 0 FIFO Write

9.5.5.12 ENDP1RD

Bits	Туре	Function
31:0	R/W	Each Endpoint 1 FIFO Read

9.5.5.13 ENDP2WT

Bits	s Type Function					
31:0	R/W	Each Endpoint 2 FIFO Write				

- 94 -

0x8005.1030

0x8005.1034

0x8005.1038



10 **SLOW AMBA PERIPHERALS**

10.1 ADC Interface Controller

HMS30C7202 has internal ADC and ADC interface logic for analog applications of touch panel interface, two 8-bit battery check, and one 8-bit sound sampling. If user doesn't need these applications or want to use for other functions, there's a direct ADC control register available.

FEATURES

- 5-channel 10-bit ADC embedded
- 4-sample data per one sampling point of touch panel (use 2 channels, X and Y, 10-bit) Main and backup battery check function (use 2 channels, 8-bit resolution) •
- •
- Eight 32-byte sound data buffer (8-word buffer, 8-bit sound data)
- Manual and Auto ADC power down mode .

10.1.1 External Signals

Pin Name Type		Description
ADIN[0]	Analog input	Touch Panel X-axis signal input
ADIN[1]	Analog input	Touch Panel Y-axis signal input
ADIN[2]	Analog input	Main Battery value input
ADIN[3]	Analog input	Backup Battery value input
ADIN[4]	Analog input	Sound input

10.1.2 Registers

Address	Name	Width	Default	Description
0x8002.9000	ADCCR		0x80	ADC Control Register
0x8002.9004	ADCTPCR		0x0	Touch panel control register
0x8002.9008	ADCBACR		0x0	Battery check Control Register
0x8002.900C	ADCSDCR		0x0	Sound Data Control Register
0x8002.9010	ADCISR		0x0	ADC Interrupt Status Register
0x8002.901C	ADCTDCSR		0x0X	Tip Down Control/Status Register
0x8002.9020	ADCDIRCR			ADC Direct Control Register
0x8002.9024	ADCDIRDATA			ADC Direct Data read register
0x8002.9030	ADCTPXDR0			Touch Panel X Data register 0
0x8002.9034	ADCTPXDR1			Touch Panel X Data register 1
0x8002.9038	ADCTPYDR0			Touch Panel Y Data register 0
0x8002.903C	ADCTPYDR1			Touch Panel Y Data register 1
0x8002.9040	ADCTPXDR2			Touch Panel X Data register 2
0x8002.9044	ADCTPXDR3			Touch Panel X Data register 3
0x8002.9048	ADCTPYDR2			Touch Panel Y Data register 2
0x8002.904C	ADCTPYDR3			Touch Panel Y Data register 3
0x8002.9050	ADCMBDATA			Main Battery check Data Register
0x8002.9054	ADCBBDATA			Backup Battery check Data Register
0x8002.9060	ADCSDATA0			Sound Data Register
0x8002.9064	ADCSDATA1			Sound Data Register
0x8002.9068	ADCSDATA2			Sound Data Register
0x8002.906C	ADCSDATA3			Sound Data Register
0x8002.9070	ADCSDATA4			Sound Data Register
0x8002.9074	ADCSDATA5			Sound Data Register
0x8002.9078	ADCSDATA6			Sound Data Register
0x8002.907C	ADCSDATA7			Sound Data Register

Table 10-1 ADC Controller Register Summary





10.1.2.1 ADC Control Register (ADCCR)

User can set ADCPD to save power consumption by ADC. But ADC needs 10-40 ms to self calibrate for normal operation. DIRECTC bit can be used for direct accessing from CPU to ADC without interface function logic. All direct control signals are describe in ADCDIRCR register field. Basically ADC core converts Analog data to Digital data continuously in every 16 ADC operation-clocks. ADC operation clock is "aclk" (3.6864MHz) called as "PCLK" in SLOW APB

WAIT bit field select conversion time of ADC because in certain case interface logic can read wrong or unstable value from ADC. SOP bit can be used for one-shot operation to save power. When this bit is set and all ADC functions are disabled then interface logic strobe "power down" signal to ADC core. LONGCAL signal selects self-calibration time. Initially this bit set as "0" it means short calibration time (about 10 ms). But if first a couple of data were wrong value, user should select long calibration time (about 40 ms).

						,	0x8002.9		
7		6		3	2	1	0		
ADCF	PD	DIRECTC		WAIT		SOP	LONGCAL		
Bits	Туре	Function							
7	R/W	ADC power dowr This bit blocks th release this bit, A	e clock to ADO	C, so ADC cons	umes no pov		is set. But after		
6	R/W	If this bit was se value through DI		,	hrough DIRC	CR and directly i	read ADC result		
5:4	-	Reserved							
3:2	R/W	Select ADC conv register. 00: no wait (read 01: 2 clock wait (r 10: 4 clock wait (r	after 16 cycles ead after 18 cy	, default wait tim /cles)	0	f the data from	ADC to internal		
1	R/W	Self Operate Pov functions are ena		hen this bit is se	et, AIOSTOP	bit will strobe hig	gh when no ADC		
0	 R/W Long calibration time. The default ADC calibration time is 10 ms but when needed AI be calibrated during 40ms with this bit. Short calibration time need 96 cycles of 8 kHz OCLK or 128 cycles of 11 kHz OCLK a long time need 384 cycles of 8 kHz or 512 cycles of 11 kHz OCLK. OCLK is determine SRATE bit of ADCSDCR. 								
		ADCCR. LONGCAL bit	ADCSCR. SRATE bit	Calibration T	ime of OCLK cyc				
		0		(the number	96	100)			
		0	1		128				
		1	0		383				
		1	1		511				

10.1.2.2 ADC Touch Panel Control Register (ADCTPCR)

This register control functions related with touch panel interface. HMS30C7210 supports only external drive for touch panel, so prudent setting of this register is needed.

7		6	5	4	3	2	1	0x8002.9		
TPEN		TINTMSK	SWBYPSS	SWINVT	INTTDEN	SSHOT	TRATE			
Bits	Туре	Functior	ı							
7	R/W		Touch panel read enable bit. Write "1" to enable touch panel function.							
6	R/W									
5	R/W									



4	R/W	Touch panel drive signal inversion bit. for flexibility								
3	R/W	Internal tip-down detection logic enable bit. You must write "0" to disable this function.								
2	R/W	Single touch panel read operation. Normally, touch panel date read twice. But this bit is								
		touch panel data read once for a point and save power to read touch panel.								
1:0	R/W	Select touch panel date sampling rate.								
		It depends on basic operation clock of ADC interface(sound sampling rate).								
		11: 400 or 550 samples / sec								
		10: 200 or 275 samples / sec								
		01: 100 or 138 samples / sec								
		00: 50 or 69 samples / sec								

10.1.2.3 ADC Battery check Control Register (ADCBACR)

This registers controls battery check operation.

7		6			3	2	
MBEN	1	MINTMSK			BBEN	BINTMSK	
Bits	Туре	Function					
7	R/W	Write "1"	ery check en to enable t battery chec	able k data recorde	d in ADCMB	DATA register	
6	R/W		ery check into	errupt mask bit		ž	
5:4	-	Reserved	1				
3	R/W	Write "1"	attery check to enable t battery chec	enable k data recorde	d in ADCBBI	DATA register	
2	R/W	•	attery check to enable	nterrupt mask	bit	<u> </u>	
1:0	-	Reserved	1				

10.1.2.4 ADC Sound Control Register (ADCSDCR)

This registers controls sound sampling function. SRATE bit control base clock of ADC interface logic.

_	_	_						0x8002.900
7		6						0
SNDE	SNDEN SINTMSK							SRATE
Bits	Туре	Function						
7	R/W	Sound da Write "1" t	e capture ena o enable	ble bit				
6	R/W	Sound da Write "1" 1	e interrupt ma o enable	ask bit				
5:1	-	Reserved						
0	R/W	This bit al 0: 8 kHz s 1: 11.025	ects to all sar ound samplin kHz sound sa	g mpling	it. f touch panel : MHz) called a			

10.1.2.5 ADC Interrupt Status Register (ADCISR)

Read only valid but write "1" to clear all interrupt value

 a only rand a						0x8002.9	9010
7	6	5	4		1	0	
INTTP	INTMB	INTBB	INTSD		INTTD	INTTU	



Bits	Туре	Function
7	R/W	Touch panel data interrupt. Write "1" here to clear this interrupt.
6	R/W	Main battery checks interrupt. Write "1" here to clear this interrupt.
5	R/W	Backup battery check interrupt. Write "1" to clear this interrupt.
4	R/W	Sound data interrupt. It will be generated when all the 8 sound registers are full. Write "1" here
		to clear this interrupt.
3:2	-	Reserved
1	R/W	Tip Down interrupt. Write "1" here to clear this interrupt.
0	R/W	Tip Up interrupt. Write "1" here to clear this interrupt.

10.1.2.6 ADC Tip Down Control Status Register (ADCTDCSR)

	-	<i>T</i> = 0.000 0		ins negisier	()		0x8002.901	
7		6	5	4	3		1	0	
TDEN		TDMSK	TUEN	TUMSK	TPSEL		TP_X	TP_Y	
Bits	Туре	Function	1						
7	R/W		Touch panel tip-down detection logic enable Write "1" to enable this function						
6	R/W	•	Touch panel tip-down interrupt mask bit Write "1" to enable interrupt						
5	R/W			etection enable		t is set, once	in every 20 (OCLK cycles,	
4	R/W	Touch pa	nel tip-up in	errupt mask bit.					
3	R/W	Select Tip	Down/Up r	nonitoring chan	nel (0:X, 1:Y)				
2	-	Reserved	1						
1	R/W	X axis Tip	status mor	itor bit (read on	ly bit)				
0	R/W	Y axis Tip	status mor	itor bit (read on	ly bit)				

10.1.2.7 ADC Direct Control Register (ADCDIRCR)

ADC I/F has the Direct Data Read Function. When DIRECTC bit in ADCCR register is set high, CPU can access directly A/D Converter through this register and can read conversion data of A/D Converter through DIRDATA register.

									0x8002.902
7		6		5	4	3	2	1	0
AIOSTOP					ACH				
Bits	Туре		Function	n					
7	R/W		AIOSTOP	Dit value	to access ADC	c directly			
6:5	-		Reserved	ł					
4:0	00001: select channel 0 (touch panel X) 00010: select channel 1 (touch panel Y) 00100: select channel 2 (Main battery)								
					nel 3 (Backup b nel 4 (Sound in	• •			

10.1.2.8 ADC Direct Data Read Register (ADCDIRDATA)

Register can be used to read data from ADC. 0x8002.9024 9 4 3 2 8 7 6 5 1 0 AD Data Bits Function Туре 10-bit AD conversion data 9:0 R

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



10.1.2.9 ADC 1ST Touch Panel Data register

1.2.9	nDC	1 10	uch I	unci L	<i>Juiu 1</i>	egisie						0x800	2.903	0 – 0x	8002.9	903C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
									'		ADCTF ADCTF					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
											ADCTF ADCTF					

ADCTPXDR0: 0x80029030

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel X data 10-bit, 2/4 of the first sample cycle (XDATA1)
15:10	-	Reserved
9:0	R	Touch panel X data 10-bit, 1/4 of the first sample cycle (XDATA0)

ADCTPXDR1: 0x80029034

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel X data 10-bit, 4/4 of the first sample cycle (XDATA3)
15:10	-	Reserved
9:0	R	Touch panel X data 10-bit, 3/4 of the first sample cycle (XDATA2)

ADCTPYDR0: 0x80029038

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 2/4 of the first sample cycle (YDATA1)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 1/4 of the first sample cycle (YDATA0)

ADCTPYDR1: 0x8002903C

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 4/4 of the first sample cycle (YDATA3)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 3/4 of the first sample cycle (YDATA2)

10.1.2.10 ADC 2ND Touch Panel Data Register

• •	.2.10	nDC		onen	I unci	Duiu	negis	ici									
													0x800	2,904() – Ox8	3002.9	04C
			_	_	_	_	_	_		_	_			_			0.0
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
1	-		-	-		-								-		-	
							XDAT	A5: AD	CTPXD	R2, XD	ATA7: /	ADCTF	YDR3				
							YDAT		СТРУП	R2 YD	ATA7:		YDR3				
							10/11	/ IO. / ID		112, 10	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0011	1 DIG				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		••		•-	••		•	•	•	•	•	•	•	-	•	•	
							XDAT	A5 AD	CTPXD	R2 XD	ATA6:	ADCTE	VDR3				
										· ·							
							YDAL	A5: AD	UPYD	R2, YD	ATA6: /	ADCIP	YDR3				

ADCTPXDR2: 0x80029040

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel X data 10-bit, 2/4 of the second sample cycle (XDATA5)
15:10	-	Reserved
9:0	R	Touch panel X data 10-bit, 1/4 of the second sample cycle (XDATA4)





ADCTPXDR3: 0x80029044

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel X data 10-bit, 4/4 of the second sample cycle (XDATA7)
15:10	-	Reserved
9:0	R	Touch panel X data 10-bit, 3/4 of the second sample cycle (XDATA6)

ADCTPYDR2: 0x80029048

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 2/4 of the second sample cycle (YDATA5)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 1/4 of the second sample cycle (YDATA4)

ADCTPYDR3: 0x8002904C

Bits	Туре	Function
31:26	-	Reserved
25:16	R	Touch panel Y data 10-bit, 4/4 of the second sample cycle (YDATA7)
15:10	-	Reserved
9:0	R	Touch panel Y data 10-bit, 3/4 of the second sample cycle (YDATA6)

10.1.2.11 ADC Main Battery Data Register (ADCMBDATA)

						0	()					0x	8002.9	9050
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
MBD	ATA3							MBD	ATA2							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MBD	ATA1							MBD	ATA0							

Bits	Туре	Function
31:24	R/W	Forth main battery check data
23:16	R/W	Third main battery check data
15:8	R/W	Second main battery check data
7:0	R/W	First main battery check data

10.1.2.12 ADC Backup Battery Data Register (ADCBBDATA)

			- I	unery		0	(/				0>	(8002.	90
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
BBD	ATA3							BBDA	ATA2							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
BBD	ATA1							BBDA	ATA0							

Bits	Туре	Function
31:24	R/W	Forth backup battery check data
23:16	R/W	Third backup battery check data
15:8	R/W	Second backup battery check data
7:0	R/W	First backup battery check data

10.1.2.13 ADC Sound Data Register (ADCSDATA0 – ADCSDATA7)

HMS30C7202 has 8-word size sound register so it can contain 32 8-bit sound data. In ADC interface logic, there are 8-byte(2-word) temporal buffer for sound data and every 2-word write into SDATA0,1 / SDATA2,3 / SDATA4,5 / SDATA6,7 at a time (at end of every "all 8-byte temporal buffer full"



time). So, user has to read in 8 x (one sample period) second for getting valid ADCSDATA0,1(1st 2-word) after Sound interrupt.

												0x800	02.906	60 – 0x	8002.90
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SDAT	A (n+3)							SDAT	ΓA (n+2)					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDAT	A (n+1)							SDAT	ΓA (n)						
Bits	Туре	Fu	unctior	n –											
31:24	R/W	(4	n+3)™	Sound	Data.	n = AD	CSDATA	An)							
23:16	R/W	(4	n+2)™	Sound	Data.	n = AD	CSDATA	An)							
15:8	R/W	(4	n+1) [™]	Sound	Data.	n = AD	CSDATA	An)							
10.0															



10.2 GPIO

This document describes the Programmable Input /Output module (PIO). This is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001).

The I/O status is not changed during "Sleep mode" or "Deep Sleep mode".

10.2.1 External Signals

Pin Name	Туре	Description
KSCANI [7:0]	I/O	GPIO PORTA [15:8]
KSCANO [7:0]	I/O	GPIO PORTA [7:0]
PORTB [11:6]	I/O	GPIO PORTB [11:6]
		PORTB[11:10] : dedicated to the external interrupt of PMU
nUDCD0	I/O	GPIO PORTB [5]
nUDSR0	I/O	GPIO PORTB [4]
nURTS0	I/O	GPIO PORTB [3]
nUCTS0	I/O	GPIO PORTB [2]
nUDTR0	I/O	GPIO PORTB [1]
nURING0	I/O	GPIO PORTB [0]
nRCS3	I/O	GPIO PORTC [10]
nRCS2	I/O	GPIO PORTC [9]
nDMAACK	I/O	GPIO PORTC [8]
nDMAREQ	I/O	GPIO PORTC [7]
PWM1	I/O	GPIO PORTC [6]
PWM0	I/O	GPIO PORTC [5]
PS2CK	I/O	GPIO PORTC [4]
PS2D	I/O	GPIO PORTC [3]
PORTC[2]	I/O	GPIO PORTC [2]
PORTC[1]	I/O	GPIO PORTC [1]
TimerOut	I/O	GPIO PORTC [0]
LBLEN	I/O	GPIO PORTD [8]
LD [15:8]	I/O	GPIO PORTD [7:0]
RA [24]	I/O	GPIO PORTE [24]
PORTE[23]	I/O	GPIO PORTE [23]
PORTE[22]	I/O	GPIO PORTE [22]
MMCCLK	I/O	GPIO PORTE [21]
MMCCD	I/O	GPIO PORTE [20]
MMCDAT	I/O	GPIO PORTE [19]
MMCCMD	I/O	GPIO PORTE [18]
nRW3	I/O	GPIO PORTE [17]
nRW2	I/O	GPIO PORTE [16]
RD [31:16]	I/O	GPIO PORTE [15:0]

10.2.2 Registers

Address	Name	Width	Default	Description
0x8002.3000	ADATA	16	0x0000	GPIO PORTA Data register
0x8002.3004	ADIR	16	0xFFFF	GPIO PORTA Data Direction register
0x8002.3008	AMASK	16	0x0000	GPIO PORTA Interrupt Mask register
0x8002.300C	ASTAT	16	0x0000	GPIO PORTA Interrupt Status register
0x8002.3010	AEDGE	16	0x0000	GPIO PORTA Edge Mode register
0x8002.3014	ACLR	16	0x0000	GPIO PORTA Clear register
0x8002.3018	APOL	16	0x0000	GPIO PORTA Polarity register
0x8002.301C	AEN	16	0x0000	GPIO PORTA Enable register
0x8002.3020	BDATA	12	0x000	GPIO PORTB Data register
0x8002.3024	BDIR	12	0xFFF	GPIO PORTB Data Direction register



0x8002.3028	BMASK	12	0x000	GPIO PORTB Interrupt Mask register
0x8002.302C	BSTAT	12	0x000	GPIO PORTB Interrupt Status register
0x8002.3030	BEDGE	12	0x000	GPIO PORTB Edge Moderegister
0x8002.3034	BCLR	12	0x000	GPIO PORTB Clear register
0x8002.3038	BPOL	12	0x000	GPIO PORTB Polarity register
0x8002.303C	BEN	6	0x00	GPIO PORTB Enable register
0x8002.3040	CDATA	11	0x000	GPIO PORTC Data register
0x8002.3044	CADIR	11	0x7FF	GPIO PORTC Data Direction register
0x8002.3048	CMASK	11	0x000	GPIO PORTC Interrupt Mask register
0x8002.304C	CSTAT	11	0x000	GPIO PORTC Interrupt Status register
0x8002.3050	CEDGE	11	0x000	GPIO PORTC Edge Mode register
0x8002.3054	CCLR	11	0x000	GPIO PORTC Clear register
0x8002.3058	CPOL	11	0x000	GPIO PORTC Polarity register
0x8002.305C	CEN	11	0x000	GPIO PORTC Enable register
0x8002.3060	DDATA	9	0x000	GPIO PORTD Data register
0x8002.3064	DDIR	9	0x1FF	GPIO PORTD Data Direction register
0x8002.3068	DMASK	9	0x000	GPIO PORTD Interrupt Mask register
0x8002.306C	DSTAT	9	0x000	GPIO PORTD Interrupt Status register
0x8002.3070	DEDGE	9	0x000	GPIO PORTD Edge Mode register
0x8002.3074	DCLR	9	0x000	GPIO PORTD Clear register
0x8002.3078	DPOL	9	0x000	GPIO PORTD Polarity register
0x8002.307C	DEN	9	0x000	GPIO PORTD Enable register
0x8002.3080	EDATA	25	0x0000000	GPIO PORTE Data register
0x8002.3084	EDIR	25	0x1FFFFFF	GPIO PORTE Data Direction register
0x8002.3088	EMASK	25	0x0000000	GPIO PORTE Interrupt Mask register
0x8002.308C	ESTAT	25	0x0000000	GPIO PORTE Interrupt Status register
0x8002.3090	EEDGE	25	0x0000000	GPIO PORTE Edge Mode register
0x8002.3094	ECLR	25	0x0000000	GPIO PORTE Clear register
0x8002.3098	EPOL	25	0x0000000	GPIO PORTE Polarity register
0x8002.309C	EEN	25	0x0000000	GPIO PORTE Enable register
0x8002.30A0	TICTMDR	1	0x0	GPIO Tic Test Mode register
0x8002.30A4	AMULSEL	16	0x0000	GPIO PORTA Multi-function Select register
0x8002.30A8	SWAP	1	0x0	SWAP Pin Configuration register

10.2.2.1 ADATA

I

0x8002.3000

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADATA, ADIR	, AMAS	SK, AST	TAT, AE	DGE, A	ACLR, A	POL, A	AEN [15	:0]						

Bits	Туре	Function
16	R/W	Values written to this register will be output on port [A,B,C,D,E] pins if the corresponding data direction bits are set Low (port output). Values read from this register reflect the external state of port [A,B,C,D,E] not necessarily the value written to it. All bits are cleared by a system reset. When the PIO pin is defined as input, this input can be an interrupt source with register setting. On reads, the Data Register contains the current status of correspondent port pins, whether they are configured as input or output. Writing to a Data Register only affects the pins that are configured as outputs. All PIO input pins can be used as interrupt source with enabled interrupt mask register bit. These interrupt sources can be selected as active HIGH/LOW,
		EDGE/LEVEL trigger mode.

10.2.2.2 ADIR

0x8002.3004

Bits	Type	Function
16	R/W	Bits set in this register will select the corresponding pin in port [A,B,C,D,E] to become an input, clearing a bit sets the pin to output. All bits are set by a system reset.

- 103 -



10.2.2.3 AMASK

		0x8002. <u>3</u> 008
Bits	Туре	Function
16	R/W	Bits set in this register will select the corresponding pin to become an interrupt source. All bits are cleared by a system reset. 0 = disable interrupt (default) 1 = enable interrupt

10.2.2.4 ASTAT

		0x8002.300C
Bits	Туре	Function
16	RO	All PIO signals can be used as interrupt sources according to the settings. Each port has the following registers and the interrupt signals to interrupt controller. Interrupt controller receives active HIGH, level mode interrupt sources only. But PIO block can receive not only active HIGH or active LOW, but also level or edge mode signals. Then it interprets and sends interrupt request to the interrupt controller. All bits can be controlled separately. Values in this 16-bit read-only register represents that the interrupt requests are pending on corresponding pins. All bits are cleared by a system reset. 0 = no interrupt request 1 = interrupt pending (masked interrupt is always 0)

10.2.2.5 AEDGE

		0x8002.301
Bits	Туре	Function
16	R/W	Bits set in this 16-bit read/write register will select the corresponding pin to become an edge mode interrupt source. All bits are cleared by a system reset. 0 = level mode (default) 1 = edge mode

10.2.2.6 ACLR

Bits	Туре	Function
16	WO	Bits set in this 16-bit write-only register will clear the stored interrupt request of corresponding bit in edge mode. All bits are automatically cleared after written.
		0 = no action (default)
		1 = clear interrupt source (self reset)

10.2.2.7 APOL

2.2.7 1	II OL	0x8002.3018
Bits	Туре	Function
16	R/W	Bits set in this 16-bit read/write register will select the corresponding pin to become an active LOW mode interrupt source. All bits are cleared by a system reset. After accessing this register, the Edge Mode register should be cleared with the Clear register. 0 = active HIGH mode 1 = active LOW mode

10.2.2.8 GPIO PORT A Enable Register

15	14	13	12	11	10	9	8
PORTA15	PORTA14	PORTA13	PORTA12	PORTA11	PORTA10	PORTA9	PORTA8
7	6	5	4	3	2	1	0
PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0

			0x8002.301C
Bits	Туре	Function	
15	R/W	GPIO PORT A[15] Enable 1: PORT A[15] 0: KSCAN0[7]	

0x8002.3014



14	R/W	GPIO PORT A[14] Enable 1: PORT A[14] 0: KSCAN0[6]
13	R/W	GPIO PORT A[13] Enable 1: PORT A[13] 0: KSCAN0[5]
12	R/W	GPIO PORT A[12] Enable 1: PORT A[12] 0: KSCAN0[4]
11	R/W	GPIO PORT A[11] Enable 1: PORT A[11] 0: KSCAN0[3]
10	R/W	GPIO PORT A[10] Enable 1: PORT A[10] 0: KSCAN0[2]
9	R/W	GPIO PORT A[9] Enable 1: PORT A[9] 0: KSCAN0[1]
8	R/W	GPIO PORT A[8] Enable 1: PORT A[8] 0: KSCAN0[0]
7	R/W	GPIO PORT A[7] Enable 1: PORT A[7] 0: KSCANI[7]
6	R/W	GPIO PORT A[6] Enable 1: PORT A[6] 0: KSCANI[6]
5	R/W	GPIO PORT A[5] Enable 1: PORT A[5] 0: KSCANI[5]
4	R/W	GPIO PORT A[4] Enable 1: PORT A[4] 0: KSCANI[4]
3	R/W	GPIO PORT A[3] Enable 1: PORT A[3] 0: KSCANI[3]
2	R/W	GPIO PORT A[2] Enable 1: PORT A[2] 0: KSCANI[2]
1	R/W	GPIO PORT A[1] Enable 1: PORT A[1] 0: KSCANI[1]
0	R/W	GPIO PORT A[0] Enable 1: PORT A[0] 0: KSCANI[0]

10.2.2.9 BDATA

10.2	11	10	0	8	7	6	5	4	3	2	4	0x8002.3020 0
		, BDIR, BN	9 IASK, BS	-		-	-	4	3	2	1	U
10 3	2.2.10	RDIR										
												0x8002.3024
10.2	2.2.11	BMASK										0x8002.3028
10.2	2.2.12	BSTAT										00002.0020
10 1	0 2 1 3	BEDGE										0x8002.302C
10.2	2.2.15	DEDGE										0x8002.3030
10.2	2.2.14	BCLK										0x8002.3034
10.2	2.2.15	BPOL										0X0002.3034
10 /	0.0.16											0x8002.3038
10.2	2.2.10	GPIO P		znable I	xegister	•						

7	,	6	5	4	3	2	1	0	
	Reserve	d	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
								0x8002.3	03C
Bits	Туре	Function							_
5	R/W	GPIO PO	RT B[5] Enabl	e 1: PORT B[5] 0: nUDCD				_
4	R/W	GPIO PO	RT B[4] Enabl	e 1: PORT B[4	4] 0: nUDSR				
3	R/W	GPIO PO	RT B[3] Enabl	e 1: PORT B[3] 0: nURTS				
2	R/W	GPIO PO	RT B[2] Enabl	e 1: PORT B[2	2] 0: nUCTS				_
1	R/W	GPIO PO	RT B[1] Enabl	e 1: PORT B[1] 0: nUDTR				-
0	R/W	GPIO PO	RT B[0] Enabl	e 1: PORT B[0] 0: nURING				-
									_
10.2.2.17	CDATA								
								0x8002.3	3040
10	9	8	7	6 5	4	3 2	2 1	0	
CDAT	A, CDIR, C	CMASK, CS	TAT, CEDGE,	CCLR, CPOL	, CEN				
10.2.2.18	CDIR								
								0x8002.3	3044

MagnaChip•

- 10.2.2.19 CMASK
- 10.2.2.20
 CBSTAT
 0x8002.3048

 10.2.2.21
 CEDGE
 0x8002.304C

 10.2.2.22
 CCLK
 0x8002.3050

 10.2.2.23
 CPOL
 0x8002.3058

10.2.2.24 GPIO PORT C Enable Register

15	14	13	12	11	10	9	8
		Reserved			PORTC10	PORTC9	PORTC8
7	6	5	4	3	2	1	0
PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0

0x8002.305C

Bits	Туре	Function
10	R/W	GPIO PORT C[10] Enable 1: PORT C[10] 0: nRCS3
9	R/W	GPIO PORT C[9] Enable 1: PORT C[9] 0: nRCS2
8	R/W	GPIO PORT C[8] Enable 1: PORT C[8] 0: nDMAACK
7	R/W	GPIO PORT C[7] Enable 1: PORT C[7] 0: nDMAREQ
6	R/W	GPIO PORT C[6] Enable 1: PORT C[6] 0: PWM1
5	R/W	GPIO PORT C[5] Enable 1: PORT C[5] 0: PWM0
4	R/W	GPIO PORT C[4] Enable 1: PORT C[4] 0: PS2CK
3	R/W	GPIO PORT C[3] Enable 1: PORT C[3] 0: PS2D
2	R/W	GPIO PORT C[2] Enable 1: PORT C[2] 0:Reserved
1	R/W	GPIO PORT C[1] Enable 1: PORT C[1] 0:Reserved
0	R/W	GPIO PORT C[0] Enable 1: PORT C[0] 0: TimerOut

10.2.2.25 DDATA

									0x8002.3	3060
	8	7	6	5	4	3	2	1	0	
	DDATA, DI	DIR, DMASK,	DSTAT, DED	OGE, DCLR,	DPOL, DEN					
10.2	2.2.26 DL	DIR								
									0x8002.3	3064
10.2	2.2.27 DN	<i>IASK</i>								
10.7									0x8002.3	3068
10.2	2.2.28 DB	SIAI							0x8002.3	060
10 2	2.2.29 DE	EDGE							0x0002.5	000
10.2		DUL							0x8002.3	3070
10.2	2.2.30 DC	CLK								
									0x8002.3	3074
10.2	2.2.31 DF	POL							00000 (070
									0x8002.3	3078

10.2.2.32 GPIO PORT D Enable Register

15	14	13	12	11	10	9	8
			Reserved				PORTD8
7	6	5	4	3	2	1	0

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



													0	x8002.	3070
Bits	Туре	Function	n												-
8	R/W	GPIO PO	O PORT D[8] Enable 1: PORT D[8] 0: LBEn												
7:0	R/W	GPIO PO	DRT D[7	':0] Ena	able Ox	FF: PC)rt d[7	:0] 0x	:00: LD	[15:8]					_
0.2.2.33	EDATA	l											0	x8002	308
						24	23	22	21	20	19	18	17	16	
15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0	
EDAT	A, EDIR, I	EMASK, ES	STAT, EI	EDGE,	ECLR,	EPOL	, EEN [2	24:0]							
).2.2.34	EDIR												0	x8002	.308
).2.2.35	EMASI	K											0	x8002	.308
).2.2.36	EBSTA	Т											0:	x8002.	308
0.2.2.37	EEDG	Ε											0	x8002.	.309
).2.2.38	ECLK													x8002.	
).2.2.39	EPOL													x8002	
n n n 10	CDIO	DΛDT Ε	Enabl	Dec	iston								0	X0002	.309

10.2.2.40 GPIO PORT E Enable Register

31	30	29	28	27	26	25	24
			Reserved				PORTE24
23	22	21	20	19	18	17	16
PORTE23	PORTE22	PORTE21	PORTE20	PORTE19	PORTE18	PORTE17	PORTE16
15	14	13	12	11	10	9	8
PORTE15	PORTE14	PORTE13	PORTE12	PORTE11	PORTE10	PORTE9	PORTE8
7	6	5	4	3	2	1	0
PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0

0x8002.309C

Bits	Туре	Function
24	R/W	GPIO PORT E[24] Enable 1:PORT E[24] 0: RA[24]
23	R/W	GPIO PORT E[23] Enable 1:PORT E[23] 0: Reserved
22	R/W	GPIO PORT E[22] Enable 1:PORT E[22] 0: Reserved
21	R/W	GPIO PORT E[21] Enable 1:PORT E[21] 0: MMCCLK
20	R/W	GPIO PORT E[20] Enable 1:PORT E[20] 0: MMCCD
19	R/W	GPIO PORT E[19] Enable 1:PORT E[19] 0: MMCDAT
18	R/W	GPIO PORT E[18] Enable 1:PORT E[18] 0: MMCCMD
17	R/W	GPIO PORT E[17] Enable 1:PORT E[17] 0: nRW3
16	R/W	GPIO PORT E[16] Enable 1:PORT E[16] 0: nRW2
15:0	R/W	GPIO PORT E[15] Enable 0xFFFF : PORT E[15:0] 0x0000: RD[31:16]

10.2.2.41 Tic Test mode Register(TICTMDR)

.2.2.11 Ite Iest mode Re	Sister (ITCIMER)		0x8002.30A0
			0
			TicSel



Bits	Туре	Function	1											
0	R/W	When Tic TicSelWI bit.												
				<i>.</i> .		. ,								
2.2.42	PORT	A Multi-fi	inctio	n Sele	ect reg	gister(A	AMU	LSEL)					,	
15	14 1	13 12	11	10	9	8	7	6	5	4	3	2	1	0x8002. 0
AMUL					•	U		•	•		Ū	-		Ū
AWOL	LOLL													
Bits	Туре	Function	า											
15	R/W	GPIO PC	DRT A[1	5] Mult	i-funct	ion Sele	ct 1: II	RIN		0: GPI	O or Pri	mary		
14	R/W	GPIO PC	DRT A[1	4] Mult	ti-funct	ion Sele	ct 1: L	ISOUT3	3	0: GPI	O or Pri	mary		
13	R/W	GPIO PC	DRT A[1	3] Mult	ti-funct	ion Sele	ct 1: L	ISIN3		0: GPI	O or Pri	mary		
12	R/W	GPIO PC								0: GP	O or Pri	mary		
11	R/W	GPIO PC	DRT A[1	1] Mult	i-funct	ion Sele	ct 1:18	SWS		0: GPI	O or Pri	mary		
10	R/W	GPIO PC	DRT A[1	0] Mult	ti-funct	ion Sele	ct 1: F	ORT A[[10] ou	tput 0	: GPIO	or Prim	nary	
9	R/W	GPIO PC	DRT A[9] Multi-	functio	on Select	1: P	ORT A[9] outp	ut 0:	GPIO o	r Prima	ary	
8	R/W	GPIO PC	DRT A[8	8] Multi-	functio	on Select	: 1: P	ORT A[8	8] outp	ut O:	GPIO o	r Prima	ary	
7	R/W	GPIO PC	DRT A[7	'] Multi-	functio	on Select	: 1: IF	OUT		0: GPI	O or Pri	mary		
6	R/W	GPIO PC	DRT A[6	6] Multi-	functio	on Select	: 1: U	SOUT2		0: GPI	O or Pri	mary		
5	R/W	GPIO PC	DRT A[5	5] Multi-	functio	on Select	1: U	SIN2		0: GPI	O or Pri	mary		
4	R/W	GPIO PC	ORT A[4] Multi-	functio	on Select	1: 15	CLK		0: GPI	O or Pri	mary		
3	R/W	GPIO PC	DRT A[3	B] Multi-	functio	on Select	1:18	D		0: GP	O or Pr	imary		
2	R/W	GPIO PC	DRT A[2	2] Multi-	functio	on Select	1: P	ORT A[2	2] outp	ut 0:	GPIO o	r Prima	ary	
1	R/W	GPIO PC	DRT A[1] Multi-	functio	on Select	1: P	ORT A[1	1] outp	ut 0:	GPIO o	r Prima	ary	
0	R/W	GPIO PC		Multi	functio	n Salar	1 P			ut ∩·	GPIO o	r Prima	arv	

10.2.2.43 SWAP Pin Configuration Register(SWAP)

		0x8002.30A
		SWAP
Bits	Туре	Function
0	R/W	SWAP determines PORT E Pin configuration. When reset, USB transceiver signals, SMC and RA24 will be available. Otherwise, USB transceiver, SMC will be available while RA 24 cannot be used so addressing space reduced by half.

10.2.3 GPIO Interrupt

GPIO has 7 interrupt sources. Each port can be configured as 1 interrupt source except port B. To use a GPIO port as interrupt source, specify edge register polarity register according to interrupt type, for example, low level sensitive or rising edge sensitive, etc. then set mask register to enable interrupt. Port B has 3 interrupt sources, PORTB[11], PORTB[10] and PORTB[9:0]. PORTB[11] is assigned to make CPU go to deep sleep mode, PORTB[10] is to detect Hotsync. PORTB[9:0] is used as general GPIO interrupt source. So, following chart shows available GPIO interrupts.

Interrupt Name	Configurable Bits	
GPIOAINTR	PORTA[15:0]	
GPIOB0INTR	PORTB[10], Hotsync Interrupt	
GPIOB1INTR	PORTB[11], Deep Sleep Interrupt	
GPIOBINTR	PORTB[9:0]	
GPIOCINTR	PORTC[10:0]	
GPIODINTR	PORTD[8:0]	
GPIOEINTR	PORTE[24:0]	



10.2.4 GPIO Rise/Fall Time

Data output, unit : ns

	5	0pF	10	00pF	150pF		
Port number	Rise	Fall	Rise	Fall	Rise	Fall	
A0~15, B0~11, C0~10, D0~8, E22~23 (*Group A)	8.745	10.687	15.946	19.917	23.136	29.147	
E0~17,24 (Group B)	6.098	5.693	10.896	10.317	15.696	14.927	
E18~21 (Group C)	4.018	4.048	6.904	7.137	9.783	10.217	

* It means the drive strength (Group A = 1, Group B = 2, Group C = 4)





10.3 Interrupt Controller

The HMS30C7202 has a fully programmable priority, individually maskable, vectored interrupt controller. This feature reduces the software overhead in handling interrupts. The Interrupt controller can trigger the Fast interrupt request (NFIQ) and the standard interrupt request (NIRQ) from any interrupt source (on-chip peripherals and GPIOs). The fully programmable priority encoder allows the user to define the priority of each interrupt source. External interrupt sources can be positive or negative edge triggered or high or low level sensitive, depending on the value programmed in the EDGE and POL registers (see GPIO registers).

ID Code	Interrupt Source	ID Code	Interrupt Source
00	PMU	10	Timer1 or Timer2 or Timer3(64Bit)
01	DMA	11	Watchdog
02	LCD	12	Reserved
03	Sound	13	Reserved
04	Reserved	14	GPIOB0 (GPIOB [10])
05	USB	15	GPIOB1 (GPIOB [11])
06	MMC	16	GPIOA
07	RTC	17	GPIOB
08	UART0	18	GPIOC
09	UART1	19	GPIOD
0A	UART2	1A	GPIOE
0B	UART3	1B	ARM core (COMMRX debug only)
0C	KBD (KeyBoard Interface)	1C	ARM core (COMMTX debug only)
0D	PS2	1D	SmartMedia Card
0E	AIC	1E	Software (auto generation by CPU
0F	Timer0		register set)

Table 10-2 Interrupt controller Configuration

Note The inputs GPIOB [10] and GPIOB [11] have internally a de-bouncing logic, which allows the direct connection to a button (e.g. for deep sleep and Hot Sync.).

10.3.1 Block diagram




Figure 10-1 Interrupt controller block diagram

10.3.2 Registers

Address	Name	Width	Default	Description
0x8002.4000	IER	31	0x00000000	Interrupt enable register
0x8002.4004	ISR	31	0x00000000	Interrupt status register
0x8002.4008	IVR	32	0x00000000	IRQ vector register

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



SVR0	32	0x00000000	Source vector register 0
		0x0000000	Source vector register 1
SVR2	32	0x00000000	Source vector register 2
SVR3	32	0x00000000	Source vector register 3
SVR4	32	0x00000000	Source vector register 4
SVR5	32	0x00000000	Source vector register 5
SVR6	32	0x00000000	Source vector register 6
SVR7	32	0x00000000	Source vector register 7
SVR8	32	0x00000000	Source vector register 8
SVR9	32	0x00000000	Source vector register 9
SVR10	32	0x00000000	Source vector register 10
SVR11	32	0x00000000	Source vector register 11
SVR12	32	0x00000000	Source vector register 12
SVR13	32	0x00000000	Source vector register 13
SVR14	32	0x00000000	Source vector register 14
SVR15	32	0x00000000	Source vector register 15
SVR16	32	0x00000000	Source vector register 16
SVR17	32	0x00000000	Source vector register 17
SVR18	32	0x0000000	Source vector register 18
SVR19	32	0x0000000	Source vector register 19
SVR20	32	0x0000000	Source vector register 20
SVR21	32	0x0000000	Source vector register 21
SVR22	32	0x00000000	Source vector register 22
SVR23	32	0x00000000	Source vector register 23
SVR24	32	0x0000000	Source vector register 24
SVR25	32	0x00000000	Source vector register 25
SVR26	32	0x00000000	Source vector register 26
SVR27	32	0x00000000	Source vector register 27
SVR28	32	0x00000000	Source vector register 28
SVR29	32	0x00000000	Source vector register 29
SVR30	32	0x0000000	Source vector register 30
IDR	32	0x00001F1F	Interrupt ID register
PSR0	32	0x03020100	Priority set register 0
PSR1	32	0x07060504	Priority set register 1
PSR2	32	0x0B0A0908	Priority set register 2
PSR3	32	0x0F0E0D0C	Priority set register 3
PSR4	32		Priority set register 4
	32	0x17161514	Priority set register 5
	32	0x1B1A1918	Priority set register 6
PSR7	32	0x001E1D1C	Priority set register 7
	SVR1 SVR2 SVR3 SVR4 SVR5 SVR6 SVR7 SVR8 SVR9 SVR10 SVR12 SVR10 SVR11 SVR12 SVR13 SVR14 SVR15 SVR16 SVR17 SVR18 SVR19 SVR20 SVR21 SVR22 SVR23 SVR24 SVR25 SVR26 SVR27 SVR28 SVR29 SVR30 IDR PSR0 PSR1 PSR3 PSR4 PSR5 PSR6	SVR1 32 SVR2 32 SVR3 32 SVR4 32 SVR5 32 SVR6 32 SVR7 32 SVR8 32 SVR7 32 SVR7 32 SVR8 32 SVR10 32 SVR11 32 SVR12 32 SVR13 32 SVR14 32 SVR15 32 SVR16 32 SVR17 32 SVR18 32 SVR19 32 SVR20 32 SVR21 32 SVR23 32 SVR24 32 SVR25 32 SVR26 32 SVR27 32 SVR28 32 SVR29 32 SVR20 32 SVR28 32 SVR29 32 SVR30	SVR1 32 0x0000000 SVR2 32 0x0000000 SVR3 32 0x0000000 SVR4 32 0x0000000 SVR5 32 0x0000000 SVR6 32 0x0000000 SVR6 32 0x0000000 SVR7 32 0x0000000 SVR8 32 0x0000000 SVR10 32 0x0000000 SVR11 32 0x0000000 SVR12 32 0x0000000 SVR13 32 0x0000000 SVR14 32 0x0000000 SVR15 32 0x0000000 SVR16 32 0x0000000 SVR17 32 0x0000000 SVR18 32 0x0000000 SVR19 32 0x0000000 SVR19 32 0x0000000 SVR20 32 0x0000000 SVR21 32 0x0000000 SVR23 32 0x0000000 <t< td=""></t<>

Table 10-3 Interrupt controller Register Summary

10.3.2.1 Interrupt Enable Register (IER) This register is used to enable/disable the interrupt request of interrupt sources.

0x8002.4000

Bits	Туре	Function
31	R/W	0 : enable FIQ for priority 0 interrupts , 1 : disable FIQ (a priority 0 interrupt will trigger IRQ)
30	R/W	Software Interrupt
29	R/W	SmartMedia Card
28	R/W	ARM core (COMMTX: debug only)
27	R/W	ARM core (COMMRX: debug only)
26	R/W	GPIO port E
25	R/W	GPIO port D
24	R/W	GPIO port C
23	R/W	GPIO port B
22	R/W	GPIO port A
21	R/W	External Interrupt1 (GPIOB[11])
20	R/W	External Interrupt0 (GPIOB[10])

- 111 -



19	R/W	Reserved
18	R/W	Reserved
17	R/W	Watchdog timer
16	R/W	Timer1 or Timer2 or Timer3(64Bit)
15	R/W	Timer0
14	R/W	AIC
13	R/W	PS2
12	R/W	KBD (keyboard interface)
11	R/W	UART3
10	R/W	UART2
9	R/W	UART1
8	R/W	UARTO
7	R/W	RTC
6	R/W	MMC
5	R/W	USB
4	R/W	Reserved
3	R/W	Sound
2	R/W	LCD
1	R/W	DMA
0	R/W	PMU

Note

0: Disable interrupt / 1: Enable interrupt

The interrupt signals of Timer 1, 2, and 3 are merged into one interrupt source in Timer Block. So, you can use these ORed signal as one interrupt source.

10.3.2.2 Interrupt Status Register (ISR)

The IRQ Status register indicates whether or not the interrupt source has triggered an IRQ interrupt.

Bits	Туре	Function
31	R/O	Reserved
30	R/O	Software Interrupt
29	R/O	SmartMedia Card
28	R/O	ARM core (COMMTX: debug only)
27	R/O	ARM core (COMMRX: debug only)
26	R/O	GPIO port E
25	R/O	GPIO port D
24	R/O	GPIO port C
23	R/O	GPIO port B
22	R/O	GPIO port A
21	R/O	External Interrupt1 (GPIOB[11])
20	R/O	External Interrupt0 (GPIOB[10])
19	R/O	Reserved
18	R/O	Reserved
17	R/O	Watchdog timer
16	R/O	Timer1 or Timer2 or Timer3(64Bit)
15	R/O	Timer0
14	R/O	AIC
13	R/O	PS2
12	R/O	KBD (keyboard interface)
11	R/O	UART3
10	R/O	UART2
9	R/O	UART1
8	R/O	UARTO
7	R/O	RTC
6	R/O	MMC
5	R/O	USB
4	R/O	Reserved
3	R/O	Sound

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



Note

0: No interrupt requested (or interrupt source is disabled) 1: Interrupt pending

10.3.2.3 IRQ Vector Register (IVR)

31 IVR	~	0x8002.4008 0
Bits	Туре	Function
31:0	R	The IRQ Vectored Register contains the vector programmed by the user in the Source Vector Register corresponding to the current interrupt. The Source Vector Register (0 to 31) is indexed using the ID number in the current interrupt ID register when the IRQ Vector Register is read. When there is no IRQ status, the IRQ Vector Register is set to 0.

10.3.2.4 Source Vector Register (SVR0 to SVR30)

·2·7 L	ource w	
		0x8002.4010 ~ 0x8002.4088
31		0
IVR		
Bits	Туре	Function
31:0	R/W	The user may store in these registers the address of the corresponding handler for each interrupt source. This interrupt controller has 31-Source Vector Registers, which are corresponded to ID code. For example the Source Vector Register of the Interrupt by RTC is the SVR7 (Source Vector Register 7)

10.3.2.5 Interrupt ID Register (IDR)

The Interrupt ID Register returns the current FIQ and IRQ interrupt source number.

0x8002.4090

						0x6002.40
31 – 13			12 - 8	7 – 5	4 - 0	
Reserve	ed		FIQID	Reserved	IRQID	
Bits	Туре	Function				
31:13	R	Reserved				
12:8	R	FIQID				
7:5	R	Reserved				
4:0	R	IRQID				

10.3.2.6 Priority Set Register (PSR0 to PSR7)

The Priority Set Registers consist of 8 registers, representing 32 priority levels. Each interrupt source (see table 10-2) has its (unique) priority level. The FIQ interrupt source is defined in PSR0[7:0], e.g. if PSR0[7:0] = 0x09, UART 1 can trigger the FIQ interrupt.

31 – 24		23 –	16	15 – 8	0x8002.4094 ~ 0x8002.40B(
IRQ priority * IRQ priority * IRQ priorit		IRQ priority *	IRQ priority *		
Register	Bits	Туре	Initial ID value	Function	
PSR7	31:24	R	0x00	Reserved	
	23:16	R/W	0x1E	IRQ priority 1E	
	15:8	R/W	0x1D	IRQ priority 1D	
	7:0	R/W	0x1C	IRQ priority 1C	
PSR6	31:24	R/W	0x1B	IRQ priority 1B	
	23:16	R/W	0x1A	IRQ priority 1A	

- 113 -



	15:8	R/W	0x19	IRQ priority 19
	7:0	R/W	0x18	IRQ priority 18
PSR5	31:24	R/W	0x17	IRQ priority 17
	23:16	R/W	0x16	IRQ priority 16
	15:8	R/W	0x15	IRQ priority 15
	7:0	R/W	0x14	IRQ priority 14
PSR4	31:24	R/W	0x13	IRQ priority 13
	23:16	R/W	0x12	IRQ priority 12
	15:8	R/W	0x11	IRQ priority 11
	7:0	R/W	0x10	IRQ priority 10
PSR3	31:24	R/W	0x0F	IRQ priority F
	23:16	R/W	0x0E	IRQ priority E
	15:8	R/W	0x0D	IRQ priority D
	7:0	R/W	0x0C	IRQ priority C
PSR2	31:24	R/W	0x0B	IRQ priority B
	23:16	R/W	0x0A	IRQ priority A
	15:8	R/W	0x09	IRQ priority 9
	7:0	R/W	0x08	IRQ priority 8
PSR1	31:24	R/W	0x07	IRQ priority 7
	23:16	R/W	0x06	IRQ priority 6
	15:8	R/W	0x05	IRQ priority 5
	7:0	R/W	0x04	IRQ priority 4
PSR0	31:24	R/W	0x03	IRQ priority 3
	23:16	R/W	0x02	IRQ priority 2
	15:8	R/W	0x01	IRQ priority 1
	7:0	R/W	0x00	IRQ priority 0 or <i>FIQ source</i> *

Note

The Priority Level is to be defined as follows. IRQ Priority 0 or *FIQ source* > IRQ Priority 1 > IRQ Priority 2 > . . . > IRQ Priority 1D> IRQ Priority 1E

* Disable Interrupt Type Bit(IER Bit31): FIQ source / Enable Interrupt Type Bit(IER Bit31) : IRQ priority 0



10.4 Matrix Keyboard Interface Controller

The Matrix keyboard interface controller is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001). The interface controller is designed to communicate with the external keyboard. The keyboard interface uses the pins KSCANI [7:0], KSCANO [7:0]. It is possible to select one of four scan clock modes.

FEATURES

- Four scanning modes
- 8x8 Matrix
- Byte key buffers




Figure 10-2 A flow chart of the keyboard controller

10.4.1 External Signals

Pin Name	Туре	Description
KSCANO [7:0]	0	This assigns the x-axis' scan line. The value is changed periodically so as to cover every key matrix. During one keyboard scan, KSCANO [7:0] can have 8 different values. Active LOW signal.
KSCANI [7:0]		This indicates which key is pressed in the assigned scan line. Active LOW signal

10.4.2 Registers

Address	Name	Width	Default	Description
0x8002.2000	KBCR	8	0x0	Keyboard Configuration register
0x8002.2004	KBSC	8	0x0	Keyboard Scanout register

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



0x8002.2008	KBTR	8	0x0	Keyboard Test register	
0x8002.200C	KBVR0	32	0x0	Keyboard value register 0	
0x8002.2010	KBVR1	32	0x0	Keyboard value register 1	
0x8002.2018	KBSR	1	0x0	Keyboard status register	

Table 10-4 Matrix Keyboard Interface Controller Register Summary

10.4.2.1 Keyboard Configuration Register (KBCR)

							0x8002.200
7					2	1	0
SCAN ENAE					nPOWER DOWN	CLK SEL	
Bits	Туре	Functio	on				
7	R/W	scannin Configu generat column values. simultar generat been p Keyboa		it and nPC EL bit of the code is save nterrupt is ge I nPOWERI of keyboar /R registers, nsibility to c	WERDOWN e KBCR. The d in the 8by enerated to r DOWN bit d has been software can lebounce the	bit of KBC e key scan co te key buffer. nake the CPL are usually scanned, a determine whe key pressed	R (Keyboard introl signal is After the 8th J read 8 scan set or reset n interrupt is nich keys have d information.
6:3	-		ed. Keep these bits to zero.				
2	R/W	nPOWE 0 = pow	RDOWN bit. In the power down ver down mode, where clock is no nal mode, where clock is operati	ot operating	ock is inputted	d to this contro	ller logic.
1:0	R/W		L bit. This controls the operating canning clock is generated using	PCLK (3.68	64MHz).		
		00 01 10 11	Base Scanning Clock Rate PCLK/2 (1.84MHz, test mode PCLK/128 (28KHz) PCLK/256 (14KHz) PCLK/512 (7KHz)	only) 8861 138 t 69 t	times/sec imes/sec imes/sec imes/sec imes/sec	min butter)	

10.4.2.2 Keyboard Scanout Register(KBSC)

		0800	JZ.ZU
Bits	Initial	Function	
7	0	$0 = 1^{st}$ line will be scanned	
		1 = no scan	
6	0	$0 = 2^{nd}$ line will be scanned	
		1 = no scan	
5	0	0 = 3 rd line will be scanned	
		1 = no scan	
4	0	$0 = 4^{\text{th}}$ line will be scanned	
		1 = no scan	
3	0	$0 = 5^{\text{th}}$ line will be scanned	
		1 = no scan	
2	0	0 = 6 th line will be scanned	
		1 = no scan	
1	0	0 = 7 th line will be scanned	
		1 = no scan	

0x8002.2004



0	0	0 = 8 th line will be scanned 1 = no scan

10.4.2.3 Keyboard Test Register (KBTR)

			0x8002.2008
Bits	Initial	Function	
7	1	Indicates whether 1 st key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	
6	1	Indicates whether 2 nd key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	
5	1	Indicates whether 3 rd key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	
4	1	Indicates whether 4 th key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	
3	1	Indicates whether 5 th key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	
2	1	Indicates whether 6 th key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	
1	1	Indicates whether 7 th key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	
0	1	Indicates whether 8 th key in the selected scan column is pressed	
		0 = pressed, 1 = not pressed	

10.4.2.4 Keyboard Value Register (KVR0)

	•			0		-								0x	8002.2	200C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
1st column KSCANI [7:0]									2nd column KSCANI [7:0]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
3rd co	3rd column KSCANI [7:0] 4th column KSCANI [7:0]															
Dite	T															-
Bits	Туре	FI	unction													_
31:24	R		1st column matrix keyboard scan input data. For example, if the value of KBVR0[32:24] is 00001100, the 5th and 6th keys are pressed and the others are released in 1st column													

23:16R2nd column matrix keyboard scan input data15:8R3rd column matrix keyboard scan input data7:0R4th column matrix keyboard scan input data

10.4.2.5 Keyboard Value Register (KVR1)

														0x	8002.2	2010
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
5th column KSCANI [7:0]								6th column KSCANI [7:0]								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
7th co	7th column KSCANI [7:0]								8th column KSCANI [7:0]							
																_
Bits	Туре	Fu	unction													_
31:24	R	5t	5th column matrix keyboard scan input data													

		our column many hoyboard coan mpar data
23:16	R	6th column matrix keyboard scan input data
15:8	R	7th column matrix keyboard scan input data
7:0	R	8th column matrix keyboard scan input data

10.4.2.6 Keyboard Status Register (KBSR)

	-)		0			0x8002.	2018
					1	0	
					WAKEUP	INTR	
Bits	Туре	Function					_
							-



7:2	-	Reserved
1	R	The interrupt and the KBSR bit are cleared after the CPU reads KBSR. The WAKEUP bit is set if any key is pressed when SCANENABLE bit is inactive. Wake up state: 0 = no key pressed or scan enabled 1 = key pressed when scan disabled
0	R	Key bufferstate: 0 = key buffer is not full 1 = key buffer is full



10.5 PS/2 Interface Controller

This PS/2 Controller is an Advanced Microcontroller Bus Architecture (AMBA) compliant System-on-a-Chip peripheral providing industry-standard PS/2 data transfer channel. A channel has two bi-directional signals that serve as direct interfaces to an external keyboard, mouse or any other PS/2-compatible pointing device. This is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001).

FEATURES

- AMBA compliant
- PS/2 compatible interface
- Half-duplex bi-directional synchronous serial interface using open-drain outputs for clock and data
- Enable/Disable channel
- Operation in polled or interrupt-driven mode
- Hardware support for PS/2 auxiliary device protocol
- Maskable transmit and receive interrupts
- Automatic odd parity generation and checking
- Optional software based PS/2 implementation
- Test Interface Controller compatible test registers and test modes

10.5.1 External Signals

Pin Name	Туре	Description
PSCLK	I/O	PS/2 compatible clock signal pin. Pull-up this pad output (open-drain pad used.)
PSDAT	I/O	PS/2 compatible data signal pin. Also pull-up this pad (open-drain).

10.5.2 Registers

Address	Name	Width	Default	Description
0x8002.C000	PSDATA	8	00h	Transmit/Receive data register
0x8002.C004	PSSTAT	7	00h	Internal status register
0x8002.C008	PSCONF	6	00h	Configuration register
0x8002.C00C	PSINTR	5	00h	Interrupt/Error status and Interrupt ACK register
0x8002.C010	PSTDLO	8	00h	Timing parameter register
0x8002.C014	PSTPRI	8	00h	Timing parameter register
0x8002.C018	PSTXMT	8	00h	Timing parameter register
0x8002.C020	PSTREC	8	00h	Timing parameter register
0x8002.C024	PSTIC0	1		Test Register 0
0x8002.C024	PSTIC1	8		Test Register 1
0x8002.C024	PSTIC2	8		Test Register 2
0x8002.C024	PSTIC3	8		Test Register 3
0x8002.C024	PSTIC4	8		Test Register 4
0x8002.C024	PSTIC5	8		Test Register 5
0x8002.C03C	PSPWDN	1	00h	Power-down configuration register

Table 10-5 PS/2 Controller Register Summary

NOTE: The initial value of registers may be not correct with the condition of testing environment. Above values are based on TIC test environment. With external model, some registers may have different value.

10.5.2.1 PSDATA

								0x8002.0	2000
7	e	6	5	4	3	2	1	0	
Trans	mit / Rece	eive Data							
Bits	Туре	Function							_
7:0	R/W	After wak	e up, PS	/2 interface wai	ts for one of t	wo events:			_



1. If data is written to the PSDATA register, a transmit sequence is initiated and the data is transmitted serially.

2. If data signal is pulled low by the external devices and clock signal's negative edge is detected, a receive sequence begins and data is clocked into PSDATA register. At the end of transmission, transmit interrupt will occur. By reading PSSTAT status register will

reveal the data is transmitted properly. Reading PSSTAT also de-asserts transmit interrupt request.

PS/2 controller usually remains in receive data mode if no data is transmitting. The controller automatically receives data from external device and generates receive interrupt. By just reading PSDATA register the data will be acquired and the receive interrupt will be cleared.

10.5.2.2PSSTAT

								0x8002.0	2004
		6	5	4	3	2	1	0	
		PARITY	DATA IN	CLK IN	RX BUSY	RX FULL	TX BUSY	TX EMPTY	
Bits	Туре	Functior	า						
7	-	Reserved	d. Always Zer	C					_
6	D/O	The parit	whit of the lag	t rocoived date	a hyto				

R/O	The parity bit of the last received data byte
R/O	Double synchronized value of the current PSDAT being received/transmitted
R/O	Double synchronized value of the current PSCLK being received/transmitted
R/O	This bit indicates that the PS/2 controller is currently receiving data or not
R/O	This bit indicates that the a data is received and ready to be read
R/O	This bit indicates that the PS/2 controller is currently transmitting data or not
R/O	This bit indicates that the transmit register is empty and ready to transmit
	R/O R/O R/O R/O R/O

3

10.5.2.3PSCONF

6

	0x8002.C008
2	0

		LCE	FORCE DAT LOW	FORCE CLK LOW	RX INTREN	TX INTREN	ENABLE
Bits	Туре	Functior	n				
7	-	Reserved	b				
6	R/W	external bit and j supports	device followin proceeds to r line control bit	ng by STOP b next operation t mechanism. I	it. Otherwise . Default val But there are	PS/2 controller ue is zero. Mo some devices th	ss the line control bit from skips checking line control st PS/2 compatible device hat don't support line control it detection by resetting this
5	R/W				0	ess of the current cation with exten	nt state of the PS/2 control rnal device.
4	R/W	When se logic.	t, PSCLK out	put is forced l	OW regardle	ess of the curre	nt state of the PS/2 control
3	R/W	wheneve transmit	r PS/2 contro data, PS/2 co PS/2 controll	Iler finishes re ontroller goes	ceiving a byt in receive n	e data from ext node automatic	eiver interrupt is generated ternal device. Except when ally. If receiver interrupt is g PSINTR interrupt register
2	R/W	wheneve interrupt	r PS/2 control is disabled th	ller completes hen poll statu	to transmit a s register to	byte data to ex	mitter interrupt is generated ternal device. If transmitter transmitting transaction is ed.
1	-	Reserved				-	
0	R/W	To activa	te PS/2 contro	oller,, first set p	roper parame		mode. When set, enabled. gisters and then set this bit. ode by default.


5 4



10.5.2.4PSINTR

							0x8002.C000
			4	3	2	1	0
			TRANSMIT TIMEOUT	RECEIVE TIMIEOUT	PARITY ERROR	RX INTR	TX INTR
Bits	Туре	Function					
7:5	-	Reserved					
4	R/O	Set when PS/2 controlle The time limit is define data. Reset when PSST	d in PSTXMT	register. PS/2			
3	R/O	Set when a byte data w received or bit-rate is to the incomplete data tha is arrived.	o slow. The ti	me limit is def	ined in PSTRE	EC register. PS	SDATA shows
2	R/O	Set when the last rece arrived.	ived data has	parity error.	Cleared when	the very next	byte data is
1	R/O	Set when PS/2 controll- register is read. When interrupt is generated is	PSCONF.RX	INTREN is re			
0	R/O	Set when PS/2 controlle PSSTAT register is read transmission is complete	d. When PSC				

10.5.2.5PSTDLO





Bits	Туре	Function	
7:0	R/W	Every timer in PS/2 controller is clocked by PRICLK except PRI COUNTER that gene PRICLK itself. The reason why uses PRICLK instead of PCLK is that PCLK is too fa timing check counter requires more bits than slower clock rate. The period of PRIC	ast so
		determined by (PSTPRI+1) * that of PCLK.	JEN 15
27 P	STXM	Γ	
		0x8	8002.0
7 PSTX	MT (6 5 4 3 2 1 0	
1 OIX			
Bits	Туре	Function	
7:0	R/W	This parameter determines the maximum transmission time. It is calculated as t _{PSTXMT} Figure 10-3 PS/2 Controller Transmitting Data Timing Diagram) = (PSTXMT+1)*t _{PSTPRI} (B in Figure 10-3 PS/2 Controller Transmitting Data T Diagram	
). Error condition is when t_{XMT} (total transmission time, C in Figure 10-3 PS/2 Cont	troller
		Transmitting Data Timing Diagram) exceeds t _{PSTXMT} . Typical value of max. t _{XMT} is 15ms. So adjust t _{PSTPRI} and t _{PSTXMT} to me	et the
		condition.	
2 Q D	STREC		
2.01	SINEC		
			8002.
7	(0x8	8002.
7 PSTR		0x8	8002.0
PSTR Bits	EC Type	5 5 4 3 2 1 0	
PSTR	EC	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T	ed as
PSTR Bits	EC Type	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram	ed as ïming
PSTR Bits	EC Type	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram	ed as ïming troller
PSTR Bits	EC Type	5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) exceeds t _{PSTREC} . Typical value of max. t _{REC} is 15ms. So adjust t _{PSTPRI} and t _P	ed as ïming troller
PSTR Bits	EC Type	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram	ed as ïming troller
PSTR Bits	EC Type	5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) exceeds t _{PSTREC} . Typical value of max. t _{REC} is 15ms. So adjust t _{PSTPRI} and t _P	ed as ïming troller
PSTR Bits	EC Type R/W	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) exceeds t _{PSTREC} . Typical value of max. t _{REC} is 15ms. So adjust t _{PSTPRI} and t _P to meet the condition.	ed as ïming troller
Bits 7:0	EC Type R/W	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) exceeds t _{PSTREC} . Typical value of max. t _{REC} is 15ms. So adjust t _{PSTPRI} and t _P to meet the condition.	ïming troller
PSTR Bits 7:0	EC Type R/W	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) exceeds t _{PSTREC} . Typical value of max. t _{REC} is 15ms. So adjust t _{PSTPRI} and t _P to meet the condition.	ed as ïming troller
PSTR Bits 7:0	EC Type R/W	5 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) exceeds t _{PSTREC} . Typical value of max. t _{REC} is 15ms. So adjust t _{PSTPRI} and t _P to meet the condition.	ed as ïming troller
PSTR Bits 7:0 PSC PSC PRC PRICC	EC Type R/W SLK	5 4 3 2 1 0	ed as ïming troller
PSTR Bits 7:0 PSC PSC	EC Type R/W SLK CLK CLK CLK	S 5 4 3 2 1 0 Function This parameter determines the maximum data receiving time. It is calculate t _{PSTREC} (B in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) = (PSTREC+1)*t _{PSTPRI} (A in Figure 10-4 PS/2 Controller Receiving Data T Diagram). Error condition is when t _{REC} (total receiving time, C in Figure 10-4 PS/2 Controller Receiving Data Timing Diagram) exceeds t _{PSTREC} . Typical value of max. t _{REC} is 15ms. So adjust t _{PSTPRI} and t _P to meet the condition.	ed as ïming troller

A: t_{PSTPRI}, B: t_{PSTREC}, C: t_{REC} Figure 10-4 PS/2 Controller Receiving Data Timing Diagram



10.5.2.9 PSPWDN

		0x8002.C030
		0
		PSPWDN
Bits	Туре	Function
7:1	-	Reserved
0	R/W	Power Down disable. The initial value of power on reset is zero that means the PS/2 controller is in power down mode. To wake up PS/2 controller, set other timing registers then set this bit at last. User can put the PS/2 controller into power down mode by resetting this register at any time.

10.5.3 Application Notes

- Use pull up resistors at the PSCLK and PSDAT pad output. •
- For example, in order to set t_{PSTXMT} as 15ms, when PCLK speed is 3.6864MHz (271.3ns), see the procedure shown below.
 - First of all, total transmission time factor, t_{XMT} = (PSTXMT+1) * t_{PSTPRI}. i.
 - So that equation is expanded as follows: $t_{XMT} = (PSTXMT+1) * {(PSTPRI+1) * t_{PCLK}}.$ ii.
 - iii.
 - When t_{XMT} is 15ms and t_{PCLK} is 271.3ns, . (PSTXMT+1) * {(PSTPRI+1) is 55288. Due to both PSTXMT and PSTPRI is only 8-bit register, the values of these two register iv. can hold only up to 256. So if we set (PSTPRI+1) to 256 then (PSTXMT+1) will be 216.
 - $PSTPRI = 255_{10} = FF_{16}$ v.
 - PSTXMT = 215₁₀ = D7₁₆ vi.
- You can use the same flow to calculate t_{PSTREC} . Basically as the root, t_{PSTPRI} , is common with t_{PSTXMT} , the only factor you have to calculate is just PSTREC.



10.6 RTC

This module is a 32-bit counter clocked by a 32768Hz clock. This clock needs to be provided by the system, as there is no crystal inside the block. It also contains a 32-bit match register that can be programmed to generate an interrupt signal when the time in the RTC matches the specific value written to this register (alarm function - RTC event). The RTC has two event outputs, one which is synchronized to PCLK, RTCIRQ, and the second, URTCEV synchronized to the 32768Hz clock. RTCIRQ is connected to the system interrupt controller, and URTCEV is used by the PMU to provide a system alarm Wake up.




Figure 10-5 RTC Connection

As shown in Fig. 10-3, RTC module is connected to the APB. APB signals are refer to AMBA APB spec, and following table shows the non-AMBA signals from the RTC core block. The following table shows non-AMBA signals within RTC core block for more information about APB signals refer to the AMBA APB spec.

NAME	Source/Destination	Description
CLK32KHZ	Clock generator	32768HZ clock input. This is the signal that clocks the counter during normal operation.
RTCIRQ	APB(Interrupt controller)	Interrupt signal to the interrupt module. When HIGH, this signal indicates a valid comparison between the counter value and the match register. It also indicates 1HZ interval with enable bit in control register.
URTCEV	ASB(PMU)	When HIGH, this signal indicates a valid comparison between the counter value and the match register. This signal is used to wake up the HMS30C7202 when it is in deep sleep mode.

Table 10-6 Non-AMBA Signals within RTC Core Block

FEATURES

• Two type of Alarm function



10.6.1 External Signals

Pin Name	Туре	Description
RTCOSCIN	Ι	RTC oscillator input. 32.768KHz
RTCOSCOUT	0	RTC oscillator output. 32.768KHz

10.6.2 Functional Description

The counter is loaded by writing to the RTC data register. The counter will count up on each rising edge of the 1Hz clock and loops back to 0 when the maximum value(0xFFFFFFF) is reached. At any moment the counter value can be obtained by reading the RTC data register.

The value of the match register can also be read at any time, and the read does not affect the counter value. The status of the interrupt signal is available in the status register. The status bit is set if a comparator match event has occurred or 1 second has elapsed. Reading from the status register will clear the status register.




Figure 10-6 RTC Block Diagram

10.6.3 Registers

Address	Name	Width	Default	Description
0x8002.8000	RTCDR	32	0x0	RTC Data Register
0x8002.8004	RTCMR	32	0xF	RTC Match Register
0x8002.8008	RTCS	2	0x0	RTC Status Register
0x8002.8010	RTCCR	2	0x0	RTC Control Register

Table 10-7 RTC Register Summary

10.6.3.1 RTC Data Register (RTCDR)

31	30	29	28	27 2	6 25	24	23	22	21	20	19	18		3002.8 16
RTCD	DR [31:1	16]												
15	14	13	12	11 1	09	8	7	6	5	4	3	2	1	0
RTCD	DR [15:0	D]												
Bits	Туре	Fu	inction											





current value of the counter. The counter is loaded by writing to the RTC data register. The counter will count up on each rising edge of the clock and loops back to 0 when the maximum value (0xFFFFFFF) is reached. At any moment the counter value can be obtained by reading the RTC data register.

10.6.3.2 RTC Match Register (RTCMR)

														0:	x8002.8
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RTCN	/IR [31:1	6]													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTCM	/IR [15:0]													
Bits	Туре	Fu	unctior	า											
31:0	R/W	ge	enerate	d to ir	npleme	nt alar		tion. W					er, an ir [·] will loa		

10.6.3.3 RTC Status Register (RTCS)

		0x8002.8008
		MATCH 1 SEC FLAG FLAG
Bits	Туре	Function
7:2	-	Reserved
1	R	Match event interrupt flag is set if the counter value equals to the content of match register, RTCMR. Reading from the status register will clear the status register.
0	R	When performing a read from this register the interrupt flag will be cleared. If 1 second has elapsed, this bit will be set.

10.6.3.4 RTC Control Register (RTCCR)

J.J.4 I		uroi Register (RI	_	 1	0x8002.8	3010
				MATCH	1 SEC INTR EN	
Bits	Туре	Function				•
7:2	-	Reserved				-

7:2	-	Reserved
1	R/W	Set this bit enables match event interrupt.
0	R/W	Set this bit enables 1 second event interrupt.



10.7 TIMER

This module is a 32-bit counter clocked by a 3.6864MHz clock.

Timer is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001).

FEATURES

- 32-bit up ripple counter
- Auto repeat mode
- Count enable/disable
- Interrupt enable/disable
- 3-timer channel

10.7.1 External Signals

Pin Name	Туре	Description
PWM [1:0]	0	PWM Output
TimerOut	0	Timer 1 output divided by 2

10.7.2 Registers

Address	Name	Width	Default	Description
0x8002.5000	TOBASE	32	0xFFFFFFFF	Timer0 Base Register
0x8002.5008	T0COUNT	32	0x0	Timer0 Counter Register
0x8002.5010	T0CTRL	3	0x0	Timer0 Control Register
0x8002.5020	T1BASE	32	0xFFFFFFFF	Timer1 Base Register
0x8002.5028	T1COUNT	32	0x0	Timer1 Counter Register
0x8002.5030	T1CTRL	3	0x00	Timer1 Control Register
0x8002.5040	T2BASE	32	0xFFFFFFFF	Timer2 Base Register
0x8002.5048	T2COUNT	32	0x0	Timer2 Counter Register
0x8002.5050	T2CTRL	3	0x0	Timer2 Control Register
0x8002.5060	TOPCTRL	32	0x9	Top-level Control Register
0x8002.5064	TOPSTAT	3	0x0	Top-level Status Register
0x8002.5080	T64LOW	32	0x0	Lower 32-bit of 64-bit counter (Timer3)
0x8002.5084	T64HIGH	32	0x0	Upper 32-bit of 64-bit counter (Timer3)
0x8002.5088	T64CTRL	2	0x0	64-bit Timer Control Register (Timer3)
0x8002.508C	T64TR	15	0x0	64-bit Timer Test Register (Timer3)
0x8002.5094	T64LBase	32	0xFFFFFFFF	64-bit Timer Lower Base (Timer3)
0x8002.5098	T64HBase	32	0xFFFFFFFF	64-bit Timer Higher Base (Timer3)
0x8002.50A0	P0COUNT	16	0x0	PWM channel 0 count register
0x8002.50A4	POWIDTH	16	0xFFFF	PWM channel 0 width register
0x8002.50A8	P0PERIOD	16	0xFFFF	PWM channel 0 period register
0x8002.50AC	P0CTRL	5	0x0	PWM channel 0 control register
0x8002.50B0	P0PWMTR	4	0x0	PWM channel 0 test register
0x8002.50C0	P1COUNT	16	0x0	PWM channel 1 count register
0x8002.50C4	P1WIDTH	16	0xFFFF	PWM channel 1 width register
0x8002.50C8	P1PERIOD	16	0xFFFF	PWM channel 1 period register
0x8002.50CC	P1CTRL	5	0x0	PWM channel 1 control register
0x8002.50D0	P1PWMTR	4	0x0	PWM channel 1 test register

Table 10-8 Timer Register Summary

10.7.2.1Timer [0,1,2] Base Register (T[0,1,2]BASE)

31 30 29 28

 0x8002.5000 / 0x8002.5020 / 0x8002.5040

 27
 26
 25
 24
 23
 22
 21
 20
 19
 18
 17
 16



15	14	E [31:16] 13 12	11 10) 9	8	7 6	5	4	3 2		1 0
т[0,1	,2]BAS	E [15:0]									
Bits	Туре								<i>(</i> ,))		
31:0	R/W		(Timer 1, Til rrupt interva								ored in here
			mple, if the								an interru
			every 0x333				,,		- 5		
2.2 <i>T</i> i	mer [0,1,2] Cou	nt Registe	er (T[0,1	,2]CC	DUNT)					
		_							/ 0x8002.		
31	30	29 28	27 26	6 25	24	23 22	2 21	20	19 18	}	17 16
-	_	JNT [31:16]		_			_	_		_	
15	14	13 12	11 10	9	8	76	5	4	3 2		1 0
T[0,1	,2]COL	JNT [15:0]									
	_										
Bits	Туре										
31:0	R/W	32bit up	counter								
• • • •		0 1 0 1 0		(77.0	1.010						
2.311	mer [0,1,2] Con	trol Regis	ster (1[0	,1,2]C	TRL)	0000	04 0	100000	500	0 / 0.000
							0x8002	2.5010	/ 0x8002. 1	503	0 / 0x800. 0
							2		-		-
							RESE	т	REPEAT MODE		COUNT ENABLE
									NIODE		LINADLL
Bits	Туре	Functio	n								
7:3	-	Reserve									
2	R/W	Set for re	eset counter	r register							
1	R/W	Set for c	ount repeat	mode							
0	R/W		tart count a								
		This bit v	will be cleare	ed automa	tically w	vhenever th	ne counter	reaches	s the target	valu	е.
۰ <i>۱</i> ۳				•							
2.411	mer I	Top-level C	ontrol Re	gister (T	OPCI	RL)					0000
			-	4		3	2		1		0x800
		6		4		3	2		•		-
		6 TIMED	5				TIMAT				TIMER
		TIMER	TIMER	• • • • • • • • • • • • • • • • • • • •	R 64				TIMER	1	
		-	-	64 TIME ENA	-	POWER DOWN	TIME INTR		TIMER INTR EN	'	INTR EN
Bits	Туре	TIMER OUT EN	TIMER INTR EN	• • • • • • • • • • • • • • • • • • • •	-	-				1	INTR EN
	Type	TIMER OUT EN	TIMER INTR EN	• • • • • • • • • • • • • • • • • • • •	-	-				1	INTR EN
7	-	TIMER OUT EN Function Reserve	TIMER INTR EN	ENA	BLE	DOWN	INTR	EN	INTR EN		
7	Type - R/W	TIMER OUT EN Function Reserve Timer 1	TIMER INTR EN	ENAI	BLE	DOWN	INTR	EN	INTR EN		
7 6	-	TIMER OUT EN Function Reserve Timer 1 0 = disat	TIMER INTR EN n d Output Enal	ENAI	BLE terval of	DOWN f this output	INTR	EN	INTR EN		
7 6	- R/W	TIMER OUT EN Reserve Timer 1 0 = disat 64bit Tim 0 = disat	TIMER INTR EN Intre En Introduction Inter Counter Inter Counter Inter Counter	ENA ble. The in ble Overflow	BLE terval of	DOWN f this output	INTR	EN	INTR EN		
7 6 5	- R/W	TIMER OUT EN Function Reserve Timer 1 0 = disat 64bit Tim 0 = disat 64bit Tim	TIMER INTR EN n d Output Enal ble, 1 = enal ner Counter ble, 1 = enal ner Enable.	ENAB ble. The in ble Overflow ble	BLE terval of	DOWN f this output	INTR	EN	INTR EN		
7 6 5 4	- R/W R/W	TIMER OUT EN Function Reserve Timer 1 0 = disat 64bit Tim 0 = disat 64bit Tim 0 = disat	TIMER INTR EN INTR EN Output Enal ble, 1 = enal ner Counter ble, 1 = enal ner Enable. ble, 1 = enal	ENAB ble. The in ble Overflow ble ble	BLE terval of	DOWN f this output	INTR	EN	INTR EN		
7 6 5 4	R/W	TIMER OUT EN Function Reserve Timer 1 0 = disat 64bit Tim 0 = disat 64bit Tim 0 = disat Timer Co	TIMER INTR EN d Output Enal ble, 1 = enal ner Counter ble, 1 = enal ner Enable. ble, 1 = enal ontroller PO	ENAB ble. The in ble Overflow ble ble WER DOV	BLE terval of Interrup VN.	DOWN f this output	INTR	EN	INTR EN		
7 5 4 3	R/W R/W R/W	TIMER OUT EN Function Reserve Timer 1 0 = disat 64bit Tim 0 = disat 64bit Tim 0 = disat Timer Co 0 = Power	TIMER INTR EN INTR EN Output Enal ble, 1 = enal ner Counter ble, 1 = enal ner Enable. ble, 1 = enal ontroller PO er Down mo	ENAB ble. The in ble Overflow ble WER DOV ode, 1 = en	BLE terval of Interrup VN.	DOWN f this output	INTR	EN	INTR EN		
7 5 4 3	- R/W R/W	TIMER OUT EN Function Reserve Timer 1 0 = disat 64bit Tim 0 = disat 64bit Tim 0 = disat Timer Co 0 = Powe Timer 2	TIMER INTR EN INTR EN Output Enal ble, 1 = enal ner Counter ble, 1 = enal ner Enable. ble, 1 = enal ontroller PO er Down mc Interrupt En	ENAB ble. The in ble Overflow b ble WER DOV ode, 1 = en able	BLE terval of Interrup VN.	DOWN f this output	INTR	EN	INTR EN		
7 5 5 4 3 2	- R/W R/W R/W R/W	TIMER OUT EN Function Reserve Timer 1 0 0 = disat 64bit Tim 0 = disat 64bit Tim 0 = disat Timer Co 0 = Pow Timer 2 0 0 = disat	TIMER INTR EN INTR EN Output Enal ble, $1 = enalner Counterble, 1 = enalner Enable.ble, 1 = enalontroller POer Down mcInterrupt Enble, 1 = enal$	ENAB ble. The in ble Overflow b ble WER DOV ode, 1 = en able ble	BLE terval of Interrup VN.	DOWN f this output	INTR	EN	INTR EN		
7 5 5 4 3 2	R/W R/W R/W	TIMER OUT EN Function Reserve Timer 1 0 = disat 64bit Tim 0 = disat 64bit Tim 0 = disat Timer Co 0 = Pow Timer 2 0 = disat Timer 1	TIMER INTR EN INTR EN Output Enal ble, $1 = enalner Counterble, 1 = enalner Enable.ble, 1 = enalontroller POer Down mcInterrupt Enble, 1 = enalInterrupt En$	ENAB	BLE terval of Interrup VN.	DOWN f this output	INTR	EN	INTR EN		
Bits 7 6 5 4 3 2 1	- R/W R/W R/W R/W	TIMER OUT EN Function Reserve Timer 1 0 0 = disat 64bit Tim 0 = disat 64bit Tim 0 = disat Timer Co 0 = Pow Timer 2 0 0 = disat Timer 1 0 0 = disat 0 = disat	TIMER INTR EN INTR EN Output Enal ble, $1 = enalner Counterble, 1 = enalner Enable.ble, 1 = enalontroller POer Down mcInterrupt Enble, 1 = enal$	ENAB	BLE terval of Interrup VN. able	DOWN f this outpu t Enable	INTR	EN of inter	INTR EN		





10.7.2.5Timer Status Register (TOPSTAT)

						0x8002.5
			3	2	1	0
			TIMER 64 INTR	TIMER 2 INTR	TIMER INTR	1 TIMER 0 INTR
Bits	Туре	Function				
7:4	-	Reserved				
3	R	Timer 64 Interrupt Status Flag				
2	R	Timer 2 Interrupt Status Flag				
1	R	Timer 1 Interrupt Status Flag				
0	R	Timer 0 Interrupt Status Flag				

10.7.2.6Timer Lower 32-bit Count Register of 64-bit Counter (T64LOW)

.2.011					0	5			`		/		C	x8002.	.508
31	30	29 28	3 27	26	25	24	23	22	21	20	19	18	17	16	
T64LC	DW [31 :1	[6]													
15	14	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0	
T64LC	DW [15:0	0]													
															_
Bits	Туре	Func	tion												
31:0	R/W	Lowe	r 32bit co	unt valu	e of 64	bit Time	er (Time	er3)							

10.7.2.7Timer Upper 32-bit Count Register of 64-bit Counter (T64HIGH)

		11				0	5			(/		0	x8002.	.508
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
T64H	HGH [31	:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
T64F	HGH [15	:0]														
																_
Bits	Туре	F	unctio	n												

31:0 R/W Upper 32bit count value of 64bit Timer (Timer3)

10.7.2.8Timer 64-bit Counter Control Register (T64CTRL)

					0x8002.508
			2	1	0
			RESET		COUNT ENABLE
Bits	Туре	Function			
7:3	-	Reserved			
2	R/W	Reset Timer 64 (Timer3).			
		0 = Keep Counting, 1 = Reset the counter register	er		
1		Reserved			
0	R/W	Timer 64 (Timer3)Enable.			
		0 = Stop Counter, 1 = Start Counter			

10.7.2.9Timer 64-bit Counter Test Register (T64TR)

	14	13	12	11	10	9	8
	Creg59	Creg55	Creg51	Creg47	Creg43	Creg39	Creg35
7	6	5	4	3	2	1	0
Creg31	Creg27	Creg23	CReg19	CReg15	CReg11	CReg7	CReg3

MagnaChip•

HMS30C7202N

14	W	When TestReg[59] is HIGH, output is the same as CountCLK inversion.
		When TestReg[59] is LOW, output is the same as CountReg[59]
13	W	When TestReg[55] is HIGH, output is the same as CountCLK inversion.
		When TestReg[55] is LOW, output is the same as CountReg[55]
12	W	When TestReg[51] is HIGH, output is the same as CountCLK inversion.
		When TestReg[51]] is LOW, output is the same as CountReg[51]
11	W	When TestReg[47] is HIGH, output is the same as CountCLK inversion.
		When TestReg[47] is LOW, output is the same as CountReg[47]
10	W	When TestReg[43] is HIGH, output is the same as CountCLK inversion.
		When TestReg[43] is LOW, output is the same as CountReg[43]
9	W	When TestReg[39] is HIGH, output is the same as CountCLK inversion.
		When TestReg[39] is LOW, output is the same as CountReg[39]
8	W	When TestReg[35] is HIGH, output is the same as CountCLK inversion.
		When TestReg[35] is LOW, output is the same as CountReg[35]
7	W	When TestReg[31] is HIGH, output is the same as CountCLK inversion.
		When TestReg[31] is LOW, output is the same as CountReg[31]
6	W	When TestReg[27] is HIGH, output is the same as CountCLK inversion.
		When TestReg[27] is LOW, output is the same as CountReg[27]
5	W	When TestReg[23] is HIGH, output is the same as CountCLK inversion.
		When TestReg[23] is LOW, output is the same as CountReg[23]
4	W	When TestReg[19] is HIGH, output is the same as CountCLK inversion.
		When TestReg[19] is LOW, output is the same as CountReg[19]
3	W	When TestReg[15] is HIGH, output is the same as CountCLK inversion.
		When TestReg[15] is LOW, output is the same as CountReg[15]
2	W	When TestReg[11] is HIGH, output is the same as CountCLK inversion.
		When TestReg[11] is LOW, output is the same as CountReg[11]
1	W	When TestReg[7] is HIGH, output is the same as CountCLK inversion.
		When TestReg[7] is LOW, output is the same as CountReg[7]
0	W	When TestReg[3] is HIGH, output is the same as CountCLK inversion.
		When TestReg[3] is LOW, output is the same as CountReg[3]

10.7.2.10 Timer Lower 32-bit Base Register of 64-bit Counter (T64LBASE)

														0x	8002.5	5094
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
T64LE	BASE [3	81:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
T64LE	BASE [1	5:0]														
Bits	Туре	Fu	Inction													_
31:0	R/W	Lo	wer 32	bit base	e value	of 64bi	t Timer	(Timer3	3)							

10.7.2.11 Timer Upper 32-bit Base Register of 64-bit Counter (T64HBASE)

		11											0:	<8002.
31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16
T64H	BASE [3	1:16]												
15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
T64H	BASE [1	5:0]												
Bits	Type	Functio												
DIIS	Туре						·	•						
21.0		l Innor (2264 6											
31:0	R/W	Upper 3					,	/						
		Upper : Channel					,	/	T)		0x80	02.50	A0 / 0x	8002.5
	PWM						,	/	T) 5	4	0x80 3	02.50 2	A0 / 0>	8002.5 0
7.2.12 15	PWM	Channel	[0,1]	Count	Regis	ter (P	P[0,1]C	COUN		4				
7.2.12 15	<i>РWМ</i> 14	Channel	[0,1]	Count	Regis	ter (P	P[0,1]C	COUN		4				
7.2.12 15	<i>РWМ</i> 14	Channel	[0,1] 11	Count	Regis	ter (P	P[0,1]C	COUN		4				





.2.10												0x80	02.50	A4 / 0x800	02.5
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
P[0,1]	WIDTH														
Bits	Туре	Fu	nction												
15:0	R/W	D\/		1 1 1 4 12 14				hele and a				1 . 4) / [
				-	h Regis				•		WIDTE	1 + 1) / F	OLK.		
7.2.14	PWM	Char	nel [),1] I	Period	l Regi	ister (1	P[0,1]	PERI	OD)		0x80	02.50	A8 / 0x800	
				-					•		4			A8 / 0x800 1 0	
7.2. <i>14</i> 15	PWM	Char 13	nel [),1] I	Period	l Regi	ister (1	P[0,1]	PERI	OD)		0x80	02.50		
7.2. <i>14</i> 15	<i>PWM</i> 14	Char 13	nel [),1] I	Period	l Regi	ister (1	P[0,1]	PERI	OD)		0x80	02.50		
7.2. <i>14</i> 15	<i>PWM</i> 14	Char 13	nel [0, <i>1]1</i>	Period	l Regi	ister (1	P[0,1]	PERI	OD)		0x80	02.50		

10.7.2.15 PWM Channel [0,1] Control Register (P[0,1]CTRL)

10.7.2.13 PWM Channel [0,1] Width Register (P[0,1]WIDTH)

			U N			0x8002.50A	C / 0x8002.5
			4	3	2	1	0
			CLK SEL	OUTPUT INVERT	OUTPUT ENABLE	RESET	PWM[0,1] ENABLE
Bits	Туре	Function					
7:5	-	Reserved					
4	R/W	PWM [0,1] Source 0 = 3.6864MHz, 1	Clock Selection(P = 1.8432MHz	CLK)			
3	R/W	PWM [0,1] Output 0 = non inverting,	Waveform Invertin 1 = inverting	g			
2	R/W	PWM [0,1] Output 0 = disable output	Enable driver, 1 = enable	output driver			
1	R/W	PWM [0,1] Counte 0 = keep count, 1	r Reset = reset counter reg	jister			
0	R/W	PWM [0,1] Counter 0 = stop counter, 2					

10.7.2.16 PWM Channel[0,1] Test Register(P[0,1]PWMTR)

			3	2	1	0
			Reserved	Creg11	Creg7	Creg3
Bits	Туре	Function				
3		Reseved				
2	W	When TestReg[11] is HIGH, output is When TestReg[11] is LOW, output is			ersion.	
1	W	When TestReg[7] is HIGH, output is When TestReg[7] is LOW, output is			rsion.	
0	W	When TestReg[3] is HIGH, output is When TestReg[3] is LOW, output is			rsion.	





10.8 UART/SIR

The 16C550 is a Universal Asynchronous Receiver/Transmitter (UART), with FIFOs, and is functionally identical to the 16C450 on power-up (CHARACTER mode). The 16550 can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead. In this mode internal FIFOs are activated, allowing 16 bytes plus 3 bit of error data per byte in the RCVR FIFO, to be stored in both receive and transmit modes. All the logic is on the chip to minimize the system overhead and to maximize efficiency.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator capable of dividing the timing reference clock input by divisors of 1 to 2¹⁶-1, and producing a 16x clock for driving the internal transmitter logic. Provisions are also included to use this 16x clock to drive the receiver logic.

The UART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.

FEATURES

- Capable of running all existing 16C450 software.
- After reset, all registers are identical to the 16C450 register set.

• The FIFO mode transmitter and receiver are each buffered with 16 byte FIFOs to reduce the number of interrupts presented to the CPU.

• Add or delete standard asynchronous communication bits (start, stop and parity) to or from the serial data.

• Holding and shift registers in the 16C450 mode eliminate the need for precise synchronization between the CPU and serial data.

- Independently controlled transmit, receive, line status and data set interrupts.
- Programmable baud generator divides any input clock by 1 to 65535 and generates 16x clock
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI and DCD).
- Fully programmable serial-interface characteristics:
- 5-, 6-, 7- or 8-bit characters
 - Even, odd or no-parity bit generation and detection
- 1-, 1.5- or 2-stop bit generation and detection
- Baud generation (DC to 230k baud)
- False start bit detection.
- Complete status-reporting capabilities.
- Line breaks generation and detection.
- Internal diagnostic capabilities:
- Loopback controls for communications link fault isolation
- Full prioritized interrupt system controls.

10.8.1 External Signals

Pin Name	Туре	Description
nURING	l l	UART 0 ring input signal (wake-up signal to PMU). When LOW, this indicates that the MODEM or data set has received a telephone ring signal. The nURING signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the nURING signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the nURING input signal has changed from a LOW to a HIGH
		state since the previous reading of the MODEM Status Register. Note : Whenever the RI bit of the MODEM Status Register changes from a HIGH to a LOW state, an interrupt is generated if the MODEM Status Interrupt is enabled. The nURING input from the external PAD is not provided. To use this signal, you should set up the UART control register of the AFE interface. For further information, refer to 13.9 Analog Front End, AFE (CODEC Interface) on



		page 13-56.
nUDTR	0	UART 0 data terminal ready. When LOW, this informs the MODEM or data set
		that the UART is ready to establish communication link.
		The nUDTR output signal can be set to an active LOW by programming bit 0
		(DTR) of the MODEM Control Register to HIGH level. A Master Reset operation
		sets this signal to its inactive (HIGH) state. Loop mode operation holds this signal
		in its inactive state.
nUCTS	I	UART 0 clear to send input. When LOW, this indicates that the MODEM or data
		set is ready to exchange data. The nUCTS signal is a MODEM status input
		whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM
		Status Register indicates whether the nUCTS input has changed state since the
		previous reading of the MODEM Status Register. nUCTS has no effect on the
		Transmitter.
		Note: Whenever the CTS bit of the MODEM Status Register changes its state,
		an interrupt is generated if the MODEM Status Interrupt is enabled.
nURTS	0	UART 0 request to send. When LOW, this informs the MODEM or data set that
		the UART is ready to exchange data. The nURTS output signal can be set to an
		active LOW by programming bit 1 (RTS) of the MODEM Control Register. A
		Master Reset operation sets this signal to its inactive (HIGH) state. Loop mode
		operation holds this signal in its inactive state.
nUDSR	I	UART 0 data set ready input. When LOW, this indicates that the MODEM or data
		set is ready to establish the communications link with the UART. The nUDSR
		signal is a MODEM status input whose conditions can be tested by the CPU
		reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of
		the nUDSR signal. Bit 1(DDSR) of MODEM Status Register indicates whether
		the nUDSR input has changed state since the previous reading of the MODEM
		status register.
		Note: Whenever the DSR bit of the MODEM Status Register changes its state,
		an interrupt is generated if the MODEM Status Interrupt is enabled.
nUDCD	I	UART 0 data carrier detect input. When LOW, indicates that the data carrier has
		been detected by the MODEM data set. The signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM
		whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the signal. Bit 3 (DDCD) of the
		MODEM Status Register indicates whether the input has changed state since the
		previous reading of the MODEM Status Register. nUDCD has no effect on the
		receiver.
		Note: Whenever the DCD bit of the MODEM Status Register changes its state,
		an interrupt is generated if the MODEM Status Interrupt is enabled.
USIN [0]	1	UART 0 serial data inputs. Serial data input from the communications link
0011[0]	•	(peripheral device, MODEM or data set).
USOUT [0]	0	UART 0 serial data outputs. Composite serial data output to the communications
	0	link (peripheral, MODEM or data set). The USOUT signal is set to the Marking
		(logic 1) state upon a Master Reset operation.
USIN [1]	1	UART 1 serial data inputs
USOUT [1]	0	UART 1 serial data outputs
USIN [2]	<u> </u>	UART 2 serial data inputs (muxed with KSCANO5)
USOUT [2]	0	UART 2 serial data outputs (muxed with KSCANO6)
	<u> </u>	UART 3 serial data outputs (muxed with KSCANO6)
USIN [3]	0	
USOUT [3]	0	UART 3 serial data outputs (muxed with KSCANI6)

10.8.2 Registers

Address	Name	Width	Default	Description
0x8002.0000	U0Base	-	-	UART 0 Base
0x8002.1000	U1Base	-	-	UART 1 Base
0x8002.D000	U2Base	-	-	UART 2 Base
0x8002.E000	U3Base	-	-	UART 3 Base
UxBase+0x00	RBR THR	8	0x0	Receiver Buffer Register (DLAB = 0, Read) Transmitter Holding Register (DLAB = 0, Write)

- 133 -



	DLL			Divisor Latch Least Significant Byte (DLAB = 1)
UxBase+0x04	IER	8	0x0	Interrupt Enable Register (DLAB = 0)
	DLM			Divisor Latch Most Significant Byte (DLAB = 1)
UxBase+0x08	IIR	8	0x1	Interrupt Identification Register (Read)
	FCR		0x0	FIFO Control Register (Write)
UxBase+0x0C	LCR	8	0x0	Line Control Register
UxBase+0x10	MCR	3	0x0	Modem Control Register
UxBase+0x14	LSR	8	0x60	Line Status Register
UxBase+0x18	MSR	8	0xX0	Modem Status Register
UxBase+0x1C	SCR	8	0x0	Scratch Register
UxBase+0x30	UartEN	1	0x0	UART Enable Register
		or 4		In Uart 1, this bit width is 4 (support SIR)

Table 10-9 UART/SIR Register Summary

10.8.2.1 RBR/THR/DLL

								UxBase+0x00
7		6	5	4	3	2	1	0
Data	Bit 7 ~ Da	ata Bit 0 (RBF	R, THR; D	LAB = 0)				
Bit 7	~ Bit 0 (D	LL; DLAB = 1	1)					
Bits	Туре	Function						
7:0	R/W	When DL	AB = 0, re	ad this register	represents F	RBR while write	s does THR.	
		When DL	AB = 1, D	LL will be read	or written.			

10.8.2.2 IER/DLM

This register enables the five types of UART interrupts. Each interrupt can individually activate the interrupt (INTUART) output signal. It is possible to totally disable the interrupt Enable Register (IER). Similarly, setting bits of the IER register to logic 1 enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTUART output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table 13-6: Summary of registers on page 13-10 shows the contents of the IER. Details on each bit follow.

_							TX EMPTY	DATA RDY
0	0		0	0	MS INTF	R LS INTR	INTR	INTR
Bit 7 -	~ Bit 0 DLN	/I; (DLAB =	1)					
Bits	Туре	Function						
		IER				DLM		
7	R/W	0				Most significar	nt byte of Divisor L	atch
6	R/W	0						
5 4 3	R/W	0						
4	R/W	0						
3	R/W	Enables set to log		EM Status Int	terrupt when			
2	R/W	Enables when set		eiver Line Sta	tus Interrupt			
1	R/W			nsmitter Holdi nen set to logic				
0	R/W	Enables Interrupt mode) wi	(and time	e-out interrupts	a Available in the FIFO			
	IR/FCR							UxBase+
7	6		5	4	3	2	1	0



FIFO EN	0	0	INTR ID			INTR PEND
RCVR TRIG LEVEL	-	-	-	XMIT RESET	RCVR RESET	FIFO EN

Interrupt Identification Register

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the Interrupt Identification Register. The four levels of interrupt conditions are, in order of priority

- 1. Receiver Line Status
- 2. Received Data Ready
- 3. Transmitter Holding Register Empty
- 4. MODEM Status

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete.

Bits	Туре	Function
7:6	R	These two bits are set when FCR [0] = 1.
5:4	R	These two bits of the IIR are always logic 0
3:1	R	These two bits of the IIR are used to identify the highest priority interrupt pending. In the 16C450 mode, IIR [3] is 0. In the FIFO mode, IIR [3] is set along with IIR [2] when a time-out interrupt is pending
		IIR [3:1] Interrupt Set and Reset Function
		Priority Level Interrupt Type Interrupt Source Interrupt Reset Control
		000
		None
		None
		-
		011 Highest Receiver Line Status Overrun Error or Parity Error or Framing Error or Break Interrupt Reading the Line Status Register
		010 Second Receiver Data Available
		Receiver Data Available or Trigger Level Reached Reading the Receiver Buffer Register or the FIFO drops below the trigger level
		110 Second Character Time-out Indication
		No Characters have been removed from or input to the RCVR FIFO during the last 4 Character times and there is at least 1 Character in it during this time Reading the Receiver Buffer Register



		001
		Third
		Transmitter Holding Register Empty
		Transmitter Holding Register Empty
		Reading the IIR Register (if source of interrupt) or writing into the Transmitter Holding
		Register
		000
		Fourth
		MODEM Status
		Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect
		Reading the MODEM Status Register
0	R	This bit can be used in a prioritized interrupt environment to indicate whether an interrupt is pending. When bit 0 is logic 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is logic 1, no interrupt is pending

FIFO Control Register

This is a write-only register at the same location as the IIR (the IIR is a read-only register). This register is used to enable the FIFOs, clear the FIFOs and set the RCVR FIFO trigger level.

Bits	Туре	Function						
7:6	W	These two bits sets the trigger level for the RCVR FIFO interrupt						
		Value RCVR FIFO Trigger Level (Bytes)						
		00 01						
		01 04						
		10 08						
		11 14						
5:3	-	Reserved						
2	W	Writing 1 resets the transmitter FIFO counter logic to 0. The shift register is not cleared. The 1						
		that is written to this bit position is self-clearing						
1	W	Writing 1 resets the receiver FIFO counter logic to 0. The shift register is not cleared. The 1						
		that is written to this bit position is self-clearing						
0	W	Writing 1 enables both the XMIT and RCVR FIFOs. Resetting FCR0 will clear all bytes in both FIFOs. When changing from FIFO Mode to 16C450 Mode and vice versa, data is automatically cleared from the FIFOs. This bit must be a 1 when other FCR bits are written to or they will not be programmed						

10.8.2.4 LCR

The system programmer specifies the format of the asynchronous data communications exchange and set the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics.

	ige in system i						UxBase+0
7	6	5	4	3	2	1	0
DLAB	SET BREAK	STICK PARITY	EVEN PARITY	PARITY ENABLE	STOPBIT NUMBER	WORD SELECT	LENGTH
Bits T	/pe Functio	2					
7	This bit Divisor (logic 0	is the Divisor Latches of the	Baud Generat	tor during a Re	ad or Write op	eration. It mu	to access the st be set LOW r the Interrupt
6	This bit	is the Break C	ontrol bit. It ca	uses a break	condition to be	transmitted t	o the receiving



		UART. When it is set to logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by setting logic 0. The Break Control bit acts only on SOUT and has no effect on the transmitter logic. Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is followed, no erroneous or extraneous characters will be transmitted because of the break.
5		This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as logic 0. If bits 3 and 5 are 1 and bit 4 is logic 0 then the Parity bit is transmitted and checked as logic 1. If bit 5 is a logic 0 Stick Parity is disabled.
4		This bit is the Even Parity Select bit. When bit 3 is logic 1 and bit 4 is logic 0, an odd number of logic 1s is transmitted or checked in the data word bits and Parity bit. When bit 3 is logic 1 and bit 4 is logic 1, an even number of logic 1s is transmitted or checked.
3		This bit is the Parity Enable bit. When bit 3 is logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed).
2		This bit specifies the number of Stop bits transmitted and received in each serial character. If bit 2 is logic 0, one Stop bit is generated in the transmitted data. If bit 2 is logic 1 when a 5-bit word length is selected via bits 0 and 1, one and a half Stop bits are generated. If bit 2 is a logic 1 when either a 6-, 7- or 8-bit word length is selected, two Stop bits are generated. The Receiver checks the first Stop-bit only, regardless of the number of Stop bits selected.
1:0	R/W	These two bits specify the number of bits in each transmitted and received serial character. The encoding of bits 0 and 1 is as follows:
		Value Character Length

Value Character Length

 00
 5 Bits

 01
 6 Bits

 10
 7 Bits

 11
 8 Bits

Programmable Baud Generator

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 8.0MHz and dividing it by any divisor from 2 to 2^{16} -1. 5.185 MHz(70MHz CPU Clock) is the highest input clock frequency recommended when the divisor=1. The output frequency of the Baud Generator is 16 x the Baud [divisor # = (frequency input) / (baud rate x 16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.

Baud rate table below provides decimal divisors to use with a crystal frequency of 3.6864MHz. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a divisor of zero is not recommended.

Desired Baud Rate	Decimal Divisor (Used to generate 16 x Clock)	Percent Error Difference Between Desired and Actual
50	4608	-
110	2094	0.026
300	768	-
1200	192	-
2400	96	-
4800	48	-
9600	24	-
19200	12	-
38400	6	-
57600	4	
115200	2	

Table 10-10 Baud Rate with Decimal Divisor at 3.6864MHz Crystal Frequency

10.8.2.5 MCR

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM).



UxBase+0x10 1 0

								UxBase+
7		6	5	4	3	2	1	0
0		0	0	LOOP	-	-	RTS	DTR
Bits	Туре	Func	tion					
7:5	R	These	e bits are perr	nanently set to lo	gic 0			
4		to log (logic Shift I inputs outpu the M mode verify In the sourc intern	ic 1, the foll 1) state; the Register is "lo (NCTS, NE ts (NDTR an IODEM Contr , data that is the transmit- e diagnostic es are extern upts sources MODEM Cor	owing occur: the receiver Serial I oped back" into t OSR, NDCD and d NRTS) are inte ol output pins ar transmitted is in and received-dat mode, the received al to the part. Th are now the lowe	transmitte nput (SIN) he Receive NRI) are ernally conr e forced to mediately a paths of rer and tra e MODEM er four bits	r Serial Outpu is disconnected or Shift Registed disconnected; bected to the for their inactive received. This the UART. Insmitter interno Control interno of the MODEM	tt (SOUT) is se ed; the output o r input; the four and the two l our MODEM Co state (HIGH). C feature allows upts are fully o upts are fully o to control Regist	When bit 4 is set t to the Marking f the Transmitter MODEM Control MODEM Control ontrol inputs, and On the diagnostic the processor to perational. Their erational, but the ter instead of the Interrupt Enable
3:2	-	Rese	rved					
1				he Request to So that described a	•	, ,	1 affects the N	RTS output in a
0	R/W	NDTF logic Note : The N	R output is for 1. NDTR output	ced to logic 0. W	/hen bit 0 is ay be applie	s reset to logic ed to an EIA in	0, the NDTR of	et to logic 1, the utput is forced to ver (such as the a set.

10.8.2.6 LSR

This register provides status information to the CPU concerning the data transfer.

7		6	5	4	3	2	1	UxBase+0		
	ERR	TEMT	THRE	BI	FE	PE	OE	DR		
Bits	Туре	Functior	1							
7	R	one parit	In the 16C450 mode this is always 0. In the FIFO mode LSR7 is set when there is at leas one parity error, framing error or break indication in the FIFO. LSR7 is cleared when the CF reads the LSR, if there are no subsequent errors in the FIFO.							
6	R	Transmit	This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to one whenever the transmitter FIFO and register are both empty.							
5	R	UART is UART to enable is Transmiti concurre	This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set HIGH. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 concurrently with the loading of the Transmitter Holding Register. In the FIFO mode this bit is set when the XMIT FIFO is empty; it is cleared when at least 1 byte is written to the XMIT							
4	R	This bit is the Break Interrupt (BI) indicator. Bit 4 is set to logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. When break occurs, only one zero character is loaded into the FIFO. The next character transfer is enabled after SIN goes								



		to the marking state and receives the next valid start bit. Note :
		Bits 14 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.
3	R	This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid stop bit. Bit 3 is set to logic 1 whenever the Stop bit following the last data bit or parity bit is detected as a logic 0 bit (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. The UART will try to re-synchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data".
2	R	This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parity-select bit. The PE bit is set to logic 1 upon detection of a parity error and is reset to logic 0 whenever the CPU reads the contents of the Line Status Register. In the FIFO mode, this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO.
1	R	This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error will occur only after the FIFO is full and the next character has been completely received in the shift register. OE is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.
0	R	This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register or the FIFO. Bit 0 is reset to logic 0 by reading all of the data in the Receiver Buffer Register or the FIFO.

Some bits in LSR are automatically cleared when CPU reads the LSR register, so interrupt handling routine should be written that if once reads LSR, then keep the value through entire the routine because second reading LSR returns just reset value.

10.8.2.7 MSR

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to logic 1 whenever a control input from the MODEM change state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

								UxBase+0	
7		6	5	4	3	2	1	0	
DCD		RI	DSR	CTS	DDCD	TERI	DDSR	DCTS	
Bits	Туре	Functio	n						
7		This bit is the complement of the Data Carrier Detect (nUDCD) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT2 in the MCR.							
6		This bit is the complement of the Ring Indicator (nURING) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT1 in the MCR.							
5		This bit is the complement of the Data Set Ready (nUDSR) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to DTR in the MCR.							
4			•		Clear to Send (n	UCTS) inpu	t. If bit 4 (loop)) of the MCR is	
3		This bit is the Delta Data Carrier Detect (nUDCD) indicator. Bit 3 indicates that the nUDCD input to the chip has changed state since the last time it was read by the CPU. Note: Whenever bit 0, 1, 2 or 3 is set to logic 1, a MODEM Status Interrupt is generated.							
2					Indicator (TERI a LOW to a HIG		it 2 indicates th	nat the nURING	
1		This hit i	e the Dolta	Data Sat Road	y (nUDSR) indic	otor Dit 1 in	diactoo that th		



		to the chip has changed state since the last time it was read by the CPU.
0	R/W	This bit is the Delta Clear to Send (nUCTS) indicator. Bit 0 indicates that the nUCTS input to
		the chip has changed state since the last time it was read by the CPU.

10.8.2.8 SCR

This 8-bit Read/Write Register does not control the UART in any way. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

								UxBase+0	Dx1C
7	e	6	5	4	3	2	1	0	
DATA									
Bits	Туре	Function							-
7:0	R/W	Temporary	/ data stor	age					

10.8.2.9 UartEn

						0
			SIR Loop Back Uart1 only	Full Duplex Force Uart1 only	SIREN Uart1 only	UARTEN
Bits	Туре	Function				
7:4	-	Reserved				
3	R/W	SIR Loop-back Test (Uart1 only) 0 = SIR Loop-back Test disable 1 = SIR Loop-back Test enable.				
2	R/W	SIR Full-duplex Force (Uart1 only) 0 = Half Duplex. 1 = Full Duplex.				
1	R/W	SIR Enable (Uart1 only) 0 = SIR Mode disable 1 = SIR Mode enable (If you use SIR the same time).	function, yo	u must set thi	is bit with UA	RT En bit at
0	R/W	UART Enable. 0 = UART disable (Power-Down), UAF 1 = UART enable.	RT Clock stop.			

10.8.3 FIFO Interrupt Mode Operation

When the RCVR FIFO and receiver interrupts are enabled (FCR 0 = 1, IER 0 = 1) RCVR interrupts occur as follows:

- 1. The received data available interrupt will be issued to the CPU when the FIFO has reached its programmed trigger level. It will be cleared as soon as the FIFO drops below its programmed trigger level.
- 2. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt, it is cleared when the FIFO drops below the trigger level.
- 3. The receiver line status interrupt (IIR-06), as before, has higher priority than the received data available (IIR-04) interrupt.
- The data ready bit (LSR 0) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It is reset when the FIFO is empty.
 5.

When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO time-out interrupts occurs as follows:

1. A FIFO time-out interrupt occurs if the following conditions exist: at least one character is in the FIFO

the most recent serial character received was longer than four continuous character times ago



(if two stop bits are programmed, the second one is included in this time delay)

the most recent CPU read of the FIFO was longer than four continuous character times ago

This will cause a maximum character received to interrupt issued delay of 160 ms at 300 baud with a 12-bit character.

2. Character times are calculated by using the RCLK input, which is the internal signal of UART for a clock signal (this makes the delay proportional to the baud rate).

3. When a time-out interrupt has occurred, it is cleared and the timer is reset when the CPU reads one character from the RCVR FIFO.

4. When a time-out interrupt has not occurred the time-out timer is reset after a new character is received or after the CPU reads the RCVR FIFO.

When the XMIT FIFO and transmitter interrupts are enabled (FCR 0 = 1, IER 1 = 1), XMIT interrupts occurs as follows:

1. 1 The transmitter holding register interrupt (02) occurs when the XMIT FIFO is empty. It is cleared as soon as the transmitter holding register is written to (1 to 16 characters may be written to the XMIT FIFO while servicing this interrupt) or the IIR is read.

2. 2 The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the following occurs: THRE = 1 and there has not been at least two bytes at the same time in the transmit FIFO since the last THRE = 1. The first transmitter interrupt affect changing FCR0 will be immediate if it is enabled.

Character time-out and RCVR FIFO trigger level interrupts have the same priority as the current received data available interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.





10.9 Watchdog Timer

The watchdog timer (WDT) has a one-channel for monitoring system operations. If a system becomes uncontrolled and the timer counter overflows without being rewritten correctly by the CPU, a reset signal is output to PMU

When this watchdog function is not needed, the WDT can be used as an interval timer. In the interval timer operation, an interval timer interrupt is generated at each counter overflow.

FEATURES

- Watchdog timer mode and interval timer mode
- Interrupt signal INT_WDT to interrupt controller in the watchdog timer mode & interval timer mode
- Output signal MNRESET to PMU (Power Management Unit)
- Eight counter clock sources
- Selection whether to reset the chip internally or not
- Reset signal type: manual reset

10.9.1 Watchdog Timer Operation

10.9.1.1The Watchdog Timer Mode

To use the WDT as a watchdog timer, set the MODESEL and TMEN bits of the WDTCTRL to 1. Software must prevent WDTCNT overflow by rewriting the WDTCNT value (normally by writing 0x00) before overflow occurs. If the WDTCNT fails to be rewritten and overflow due to a system crash or the like, INT_WDT signal and PORESET/MNRESET signal are output. The INT_WDT signal is not output if INTREN is disabled (INTREN = 0).




Figure 10-7 WDT Operation in the Watchdog Timer mode

If the RSTEN bit in the WDTCTRL is set to 1, a signal to reset the chip will be generated internally when WDTCNT overflows.

10.9.1.2The Interval Timer Mode

To use the WDT as an interval timer, clear MODESEL in WDTCTRL to 0 and set TMEN to 1. A watchdog timer interrupt (INT_WDT) is generated each time the timer counter overflows. This function can be used to generate interval timer interrupts at regular intervals.






Figure 10-8 WDT Operation in the Interval Timer mode

10.9.1.3Timing of setting the overflow flag

In the interval timer mode when the WDTCNT overflows, the ITOVF flag is set to 1 and an watchdog timer interrupt (INT_WDT) is requested.

In the watchdog timer mode when the WDTCNT overflows, the WTOVF bit of the WDTSTAT is set to 1 and a WDTOUT signal is output. When RSTEN bit is set to 1, WDTCNT overflow enables an internal reset signal to be generated for the entire chip.

10.9.1.4Timing of clearing the overflow flag

When the WDT Status Register (WDTSTAT) is read, the overflow flag is cleared.

10.9.2 Registers

Address	Name	Width	Default	Description
0x8002.B000	WDTCTRL	8	0x0	Timer/Reset Control
0x8002.B004	WDTSTAT	2	0x0	Reset Status
0x8002.B008	WDTCNT	8		Timer Counter

Table 10-11 Watchdog Timer Register Summary

10.9.2.1 WDT Control Register (WDTCTRL)

	210	onnoi negi		01112)				0x8002.B000
7		6	5	4	3	2	1	0
INTRE	EN	MODESEL	TMEN	RSTEN	RSTSEL	CLK SO	URCE SEL	
Bits	Туре	Function						
7	R/W	Enable o	r disable the	interrupt reque	est.			
		0 = disab	le					
		1 = enab	le					
6	R/W	Select whether	nether to use	the WDT as a	watchdog time	er or interva	l timer.	
		0 = interv	al timer mod	е				
		1 = watch	ndog timer m	ode				
5	R/W	Enable o	r disable the	timer.				
		0 = disab	le					
		1 = enab	le					
4	R/W	Select with	nether to res	et the chip inte	ernally or not if	the TCNT	overflows in the	e watchdog timer
		mode.						
		0 = disab	le					



3	R/W	1 = enable Select the type of generated internal reset if the TCNT overflows in the watchdog timer mode.
-		1 = manual reset enable
2:0	R/W	The WDT has a clock generator which products eight counter clock sources. The clock signals are obtained by dividing the frequency of the system clock (B_CLK).
		VALUE CLOCK SOURCE (SYSTEM CLOCK = 40 MHz) OVERFLOW INTERVAL
		000 The system clock is divided by 2 12.8 us
		001 The system clock is divided by 8 51.2 us
		010 The system clock is divided by 32 204.8 us
		011 The system clock is divided by 64 409.6 us
		100 The system clock is divided by 256 1.64 ms
		101 The system clock is divided by 512 3.28 ms
		110 The system clock is divided by 2048 13.11 ms
		111 The system clock is divided by 8192 52.43 ms

10.9.2.2WDT Status Register (WDTSTAT)

			/				0x8002.B004
						1	0
						-	-
						HOVE	WTOVF
Туре	Function						
-	Reserved						
R	Set when	WDTCNT h	as overflowed	in the interval t	mer mode.		
R	Set when	WDTCNT h	as overflowed	in the watchdo	g timer mode.		
DT Coui	nter (WD	TCNT)					
6		5	4	3	2	1	0x8002.B00
6 NT		5	4	3	2	1	0x8002.B00
	- R R	- Reserved R Set when R Set when	- Reserved R Set when WDTCNT h	- Reserved R Set when WDTCNT has overflowed R Set when WDTCNT has overflowed	 Reserved R Set when WDTCNT has overflowed in the interval till R Set when WDTCNT has overflowed in the watchdog 	 Reserved R Set when WDTCNT has overflowed in the interval timer mode. R Set when WDTCNT has overflowed in the watchdog timer mode. 	Reserved R Set when WDTCNT has overflowed in the interval timer mode. R Set when WDTCNT has overflowed in the watchdog timer mode.

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



7:0 R 8-bit up counter. When the timer is enabled, the timer counter starts counting pulse of the selected clock source. When the value of the WDTCNT changes from 0xFF-0x00(overflows), a watchdog timer overflow signal is generated in the both timer modes. The WDTCNT is initialized to 0x00 by a power-reset.

10.9.3 Examples of Register Setting




Figure 10-9 Interrupt Clear in the interval timer mode

10.9.3.2Watchdog Timer Mode with Internal Reset Disable TCNT = 0x00 (normally) TRCR = 0xE0







Figure 10-10 Interrupt Clear in the watchdog timer mode with reset disable



10.9.3.3Watchdog Timer Mode with Manual Reset TCNT = 0x00 TRCR = 0xF8

Figure 10-11 Interrupt Clear in the watchdog timer mode with manual reset





11 DEBUG AND TEST INTERFACE

11.1 Overview

The HMS30C7202 has built-in features that enable debug and test in a number of different contexts. Firstly, there are circuit structures to help with software development. Secondly, the device contains boundary scan cells for circuit board test. Finally, the device contains some special test modes that enable the generation production patterns for the device itself.

11.2 Software Development Debug and Test Interface

The ARM720T and Piccolo processors incorporated inside HMS30C7202 contain hardware extensions for advanced debugging features. These are intended to ease user development and debugging of application software, operating systems, and the hardware itself.

Full details of the debug interfaces and their programming can be found in *ARM720T Data Sheet* (ARM DDI-0087) and *Piccolo Data Sheet* (ARM DDI-0128). The MultiICE product enables the ARM720T and Piccolo macrocells to be debugged in one environment. Refer to *Guide to MultiICE* (ARM DUI-0048).

11.3 Test Access Port and Boundary-Scan

HMS30C7202 contains full boundary scan on its inputs and outputs to help with circuit board test. This supports both INTEST and EXTEST, allowing patterns to be applied serially to the HMS30C7202 when fixed in a board and for full circuit board connection respectively. The boundary-scan interface conforms to the IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. (Please refer to this standard for an explanation of the terms used in this section and for a description of the TAP controller states.) The boundary-scan interface provides a means of testing the core of the device when it is fitted to a circuit board, and a means of driving and sampling all the external pins of the device irrespective of the core state. This latter function permits testing of both the device's electrical connections to the circuit board, and (in conjunction with other devices. The interface intercepts all external connections within the device, and each such "cell" is then connected together to form a serial register (the boundary scan register). The whole interface is controlled via 5 dedicated pins: TDI, TMS, TCK, nTRST and TDO. *Figure 11-1: Test Access Port (TAP) Controller State Transitions* shows the state transitions that occur in the TAP controller.

MagnaChip•




Figure 11-1: Test Access Port (TAP) Controller State Transitions

11.3.1 Reset

The boundary-scan interface includes a state-machine controller (the TAP controller).

A pulldown resistor is included in the **nTRST** pad which holds the TAP controller state machine in a safe state after power up. In order to use the boundary scan interface, **nTRST** should be driven HIGH to take the TAP state machine out of reset.

The action of reset (either a pulse or a DC level) is as follows:

• System mode is selected (i.e. the boundary scan chain does NOT intercept any of the signals passing between the pads and the core).

• IDcode mode is selected. If **TCK** is pulsed, the contents of the ID register will be clocked out of **TDO**.

Note The TAP controller inside HMS30C7202 contains a scan chip register which is reset to the value b0011 thus selecting the boundary scan chain. If this register is programmed to any value other than b0011, then it must be reprogrammed with b0011 or a reset applied before boundary scan operation can be attempted.

11.3.2 Pull up Resistors

The IEEE 1149.1 standard requires pullup resistors in the input pins. However, to ensure safe operation an internal pulldown is present in the **nTRST** pin and therefore will have to be driven HIGH when using this interface.



Pin Name	Internal Resistor
TCLK	Pullup
nTRST	Pulldown
TMS	Pullup
TDI	Pullup

11.3.3 Instruction Register

The instruction register is 4 bits in length.

There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is: 0001.

11.3.4 Public Instructions

The following public instructions are supported:

Instruction	Binary Code
EXTEST	0000
SAMPLE/PRELOAD	0011
CLAMP	0101
HIGHZ	0111
CLAMPZ	1001
INTEST	1100
IDCODE	1110
BYPASS	1111

In the descriptions that follow, **TDI** and **TMS** are sampled on the rising edge of **TCK** and all output transitions on **TDO** occur as a result of the falling edge of **TCK**.

EXTEST (0000)

The BS (boundary-scan) register is placed in test mode by the EXTEST instruction. The EXTEST instruction connects the BS register between **TDI** and **TDO**. When the instruction register is loaded with the EXTEST instruction, all the boundary-scan cells are placed in their test mode of operation.

In the CAPTURE-DR state, inputs from the system pins and outputs from the boundary-scan output cells to the system pins are captured by the boundary-scan cells. In the SHIFT-DR state, the previously captured test data is shifted out of the BS register via the **TDO** pin, whilst new test data is shifted in via the **TDI** pin to the BS register parallel input latch. In the UPDATE-DR state, the new test data is transferred into the BS register parallel output latch. Note that this data is applied immediately to the system logic and system pins. The first EXTEST vector should be clocked into the boundary-scan register, using the SAMPLE/PRELOAD instruction, prior to selecting EXTEST to ensure that known data is applied to the system logic.

SAMPLE/PRELOAD (0011)

The BS (boundary-scan) register is placed in normal (system) mode by the SAMPLE/PRELOAD instruction.

The SAMPLE/PRELOAD instruction connects the BS register between TDI and TDO.

When the instruction register is loaded with the SAMPLE/PRELOAD instruction, all the boundary-scan cells are placed in their normal system mode of operation.

In the CAPTURE-DR state, a snapshot of the signals at the boundary-scan cells is taken on the rising edge of **TCK**. Normal system operation is unaffected. In the SHIFT-DR state, the sampled test data is shifted out of the BS register via the **TDO** pin, whilst new data is shifted in via the **TDI** pin to preload the BS register parallel input latch. In the UPDATE-DR state, the preloaded data is transferred into the BS register parallel output latch. Note that this data is not applied to the system logic or system pins while the SAMPLE/PRELOAD

- 149 -



instruction is active. This instruction should be used to preload the boundary-scan register with known data prior to selecting the INTEST or EXTEST instructions.

CLAMP (0101)

The CLAMP instruction connects a 1 bit shift register (the BYPASS register) between **TDI** and **TDO**. When the CLAMP instruction is loaded into the instruction register, the state of all output signals is defined by the values previously loaded into the boundary-scan register. A guarding pattern should be pre-loaded into the boundary-scan register using the SAMPLE/PRELOAD instruction prior to selecting the CLAMP instruction. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass register via **TDI** and out via **TDO** after a delay of one **TCK** cycle. Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

HIGHZ (0111)

The HIGHZ instruction connects a 1 bit shift register (the BYPASS register) between **TDI** and **TDO**. When the HIGHZ instruction is loaded into the instruction register, all outputs are placed in an inactive drive state. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass register via **TDI** and out via **TDO** after a delay of one **TCK** cycle. Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

CLAMPZ (1001)

The CLAMPZ instruction connects a 1 bit shift register (the BYPASS register) between **TDI** and **TDO**. When the CLAMPZ instruction is loaded into the instruction register, all outputs are placed in an inactive drive state, but the data supplied to the disabled output drivers is derived from the boundary-scan cells. The purpose of this instruction is to ensure, during production testing, that each output driver can be disabled when its data input is either a 0 or a 1. A guarding pattern (specified for this device at the end of this section) should be pre-loaded into the boundary-scan register using the SAMPLE/PRELOAD instruction prior to selecting the CLAMPZ instruction. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass register via **TDI** and out via **TDO** after a delay of one **TCK** cycle. Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

INTEST (1100)

The BS (boundary-scan) register is placed in test mode by the INTEST instruction. The INTEST instruction connects the BS register between **TDI** and **TDO**. When the instruction register is loaded with the INTEST instruction, all the boundary-scan cells are placed in their test mode of operation. In the CAPTURE-DR state, the complement of the data supplied to the core logic from input boundary-scan cells is captured, while the true value of the data that is output from the core logic to output boundary- scan cells is captured. Note that CAPTURE-DR captures the complemented value of the input cells for testability reasons. In the SHIFT-DR state, the previously captured test data is shifted out of the BS register via the **TDO** pin, whilst new test data is shifted in via the **TDI** pin to the BS register parallel input latch. In the UPDATE-DR state, the new test data is transferred into the BS register parallel output latch. Note that this data is applied immediately to the system logic and system pins. The first INTEST vector should be clocked into the boundary-scan register, using the SAMPLE/PRELOAD instruction, prior to selecting INTEST to ensure that known data is applied to the system logic. Single-step operation is possible using the INTEST instruction.

IDCODE (1110)

The IDCODE instruction connects the device identification register (or ID register) between **TDI** and **TD**O. The ID register is a 32-bit register that allows the manufacturer, part number and version of a component to be determined through the TAP. The IDCODE returned will be that for the ARM720T core. When the instruction register is loaded with the IDCODE instruction, all the boundary-scan cells are placed in their normal (system) mode of operation. In the CAPTURE-DR state, the device identification code (specified at the end of this section) is captured by the ID register.

In the SHIFT-DR state, the previously captured device identification code is shifted out of the ID register via the **TDO** pin, whilst data is shifted in via the **TDI** pin into the ID register. In the UPDATE-DR state, the ID register is unaffected.

BYPASS (1111)

The BYPASS instruction connects a 1 bit shift register (the BYPASS register) between**TDI** and **TD**O. When the BYPASS instruction is loaded into the instruction register, all the boundary-scan cells are placed in their normal (system) mode of operation. This instruction has no effect on the system pins. In the CAPTURE-DR state, a logic 0 is captured by the bypass register. In the SHIFT-DR state, test data is shifted into the bypass



register via **TDI** and out via **TDO** after a delay of one **TCK** cycle. Note that the first bit shifted out will be a zero. The bypass register is not affected in the UPDATE-DR state.

11.3.5 Test Data Registers




Figure 11-2: Boundary Scan Block Diagram

Bypass Register

Purpose: This is a single bit register which can be selected as the path between **TDI** and **TDO** to allow the device to be bypassed during boundary-scan testing.

Length: 1 bit

Operating Mode: When the BYPASS instruction is the current instruction in the instruction register, serial data is transferred from **TDI** to **TDO** in the SHIFT-DR state with a delay of one **TCK** cycle.

There is no parallel output from the bypass register.

A logic 0 is loaded from the parallel input of the bypass register in the CAPTURE-DR state.

Boundary Scan (BS) Register

Purpose: The BS register consists of a serially connected set of cells around the periphery of the device, at the interface between the core logic and the system input/output pads. This register can be used to isolate the

- 151 -






core logic from the pins and then apply tests to the core logic, or conversely to isolate the pins from the core logic and then drive or monitor the system pins. Operating modes: The BS register is selected as the register to be connected between **TDI** and **TDO** only during the SAMPLE/PRELOAD, EXTEST and INTEST instructions. Values in the BS register are used, but are not changed, during the CLAMP and CLAMPZ instructions. In the normal (system) mode of operation, straight-through connections between the core logic and pins are maintained and normal system operation is unaffected. In TEST mode (i.e. when either EXTEST or INTEST is the currently selected instruction), values can be applied to the core logic or output pins independently of the actual values on the input pins and core logic outputs respectively. On the HMS30C7202 all of the boundary scan cells include an update register and thus all of the pins can be controlled in the above manner.

Additional boundary-scan cells are interposed in the scan chain in order to control the enabling of tristateable buses. The values stored in the BS register after power-up are not defined. Similarly, the values previously clocked into the BS register are not guaranteed to be maintained across a Boundary Scan reset (from forcing **nTRST** LOW or entering the Test Logic Reset state).

Single-step Operation

HMS30C7202 is a static design and there is no minimum clock speed. It can therefore be single-stepped while the INTEST instruction is selected and the PLLs are bypassed.

This can be achieved by serializing a parallel stimulus and clocking the resulting serial vectors into the boundary-scan register. When the boundary-scan register is updated, new test stimuli are applied to the core logic inputs; the effect of these stimuli can then be observed on the core logic outputs by capturing them in the boundary-scan register.



11.3.6 Boundary Scan Interface Signals

Figure 11-3: Boundary Scan General Timing






Figure 11-4: Boundary Scan Tristate Timing




Figure 11-5: Boundary Scan Reset Timing

Symbol	Parameter	Min	Max
Tbscl	TCK low period	50	-
Tbsch	TCK high period	50	-
Tbsis	TMS, TDI setup to TCKr	0	-
Tbsih	TMS, TDI hold from TCKr	2	-
Tbsoh	TDO output hold from TCKf	3	-
Tbsod	TDO output delay from TCKf	-	20
Tbsss	Test mode Data in setup to TCKr	2	-
Tbssh	Test mode Data in hold from TCKf	5	-
Tbsdh	Test mode Data out hold from TCKf	3	-
Tbsdd	Test mode Data out delay from TCKf	-	20
Tbsoe	TDO output enable delay from TCKf	2	15
Tbsoz	Test mode Data enable delay from TCKf	2	15
Tbsde	TDO output disable delay from TCKf	2	15
Tbsdz	Test mode Data disable delay from TCKf	2	15
Tbsr	NTRST minimun pulse width	25	-
Tbsrs	TMS setup to nTRSTr	20	-
Tbsrh	TMS hold from nTRSTr	20	-

The AC parameters are based on simulation results using 0.0pf circuit signal loads.

Delays should be calculated using manufacturers output derating values for the actual circuit capacitance loading.

The correspondence between boundary-scan cells and system pins, system direction controls and system output enables is shown below. The cells are listed in the order in which they are connected in the boundary-scan register, starting with the cell closest to TDI. All outputs are three-state outputs. All boundary-scan register cells at input pins can apply tests to the on-chip system logic.

EXTEST/CLAMP guard values specified in the table below should be clocked into the boundary-scan register (using the SAMPLE/PRELOAD instruction) before the EXTEST, CLAMP or CLAMPZ instructions are selected to ensure that known data is applied to the system logic during the test. The INTEST guard values shown in the table below should be clocked into the boundary-scan register (using the SAMPLE/PRELOAD instruction) before the INTEST instruction is selected to ensure that all outputs are disabled. An asterisk in the guard

- 153 -





value column indicates that any value can be submitted (as test requires), but ones and zeros should always be placed as shown.

Num	PAD Cell Name	PIN	TYPE	Output Enable BS Cell	Guard \	/alue
1	uLD4	LD[4]	OUT	-	0	*
2	uLD3	LD[3]	IN	-	*	*
3	uLD3	LD[3]	OUT	-	*	*
4	uLD3	-	OUTEN	LDPADOutEn[3]	1	*
5	uLD2	LD[2]	IN	-	*	*
6	uLD2	LD[2]	OUT	-	*	*
7	uLD2		OUTEN	LDPADOutEn[2]	1	*
8	uLD1	LD[1]	IN	-	*	*
9	uLD1	LD[1]	OUT	-	*	*
10	uLD1	-	OUTEN	LDPADOutEn[1]	1	*
10	uLD0	LD[0]			*	*
12	uLD0	LD[0]	OUT	-	*	*
13	uLD0		OUTEN	LDPADOutEn[0]	1	*
14	uKSCANO0			-	*	*
		KSCANO[0]		-	*	*
15	uKSCANO0	KSCANO[0]	OUT	-		*
16	uKSCANO0	-	OUTEN	MuxPORTAOutEn[0]	1	
17	uKSCANO1	KSCANO[1]	IN		*	*
18	uKSCANO1	KSCANO[1]	OUT	-	*	*
19	uKSCANO1	-	OUTEN	MuxPORTAOutEn[1]	1	*
20	uKSCANO2	KSCANO[2]	IN	-	*	*
21	uKSCANO2	KSCANO[2]	OUT	-	*	*
22	uKSCANO2	-	OUTEN	MuxPORTAOutEn[2]	1	*
23	uKSCANO3	KSCANO[3]	IN	-	*	*
24	uKSCANO3	KSCANO[3]	OUT	-	*	*
25	uKSCANO3		OUTEN	MuxPORTAOutEn[3]	1	*
26	uKSCANO4	KSCANO[4]	IN	-	*	*
27	uKSCANO4	KSCANO[4]	OUT		*	*
28	uKSCANO4	-	OUTEN	MuxPORTAOutEn[4]	1	*
29	uKSCAN05	KSCANO[5]			*	*
30	uKSCANO5	KSCANO[5]			*	*
		KSCANO[5]				*
31	uKSCANO5	-	OUTEN	MuxPORTAOutEn[5]	1	*
32	uKSCANO6	KSCANO[6]	IN		*	*
33	uKSCANO6	KSCANO[6]	OUT	-		*
34	uKSCANO6	•	OUTEN	MuxPORTAOutEn[6]	1	
35	uKSCANO7	KSCANO[7]	IN	-	*	*
36	uKSCANO7	KSCANO[7]	OUT	-	*	*
37	uKSCANO7	-	OUTEN	MuxPORTAOutEn[7]	1	*
38	uKSCANI0	KSCANI[0]	IN	-	*	*
39	uKSCANI0	KSCANI[0]	OUT	-	*	*
40	uKSCANI0	-	OUTEN	MuxPORTAOutEn[8]	1	*
41	uKSCANI1	KSCANI[1]	IN	-	*	*
42	uKSCANI1	KSCANI[1]	OUT	-	*	*
43	uKSCANI1	· ·	OUTEN	MuxPORTAOutEn[9]	1	*
44	uKSCANI2	KSCANI[2]	IN	-	*	*
45	uKSCANI2	KSCANI[2]	OUT	-	*	*
46	uKSCANI2	-	OUTEN	MuxPORTAOutEn[10]	1	*
40	uKSCANI3	KSCANI[3]		-	*	*
48	uKSCANI3				*	*
		KSCANI[3]				*
49	uKSCANI3	-	OUTEN	MuxPORTAOutEn[11]	1	*
50	uKSCANI4	KSCANI[4]	IN			
51	uKSCANI4	KSCANI[4]	OUT	-	*	*
52	uKSCANI4	-	OUTEN	MuxPORTAOutEn[12]	1	*
53	uKSCANI5	KSCANI[5]	IN	-	*	*
54	uKSCANI5	KSCANI[5]	OUT	-	*	*



55	uKSCANI5	-	OUTEN	MuxPORTAOutEn[13]	1	*
56	uKSCANI6	KSCANI[6]	IN	-	*	*
57	uKSCANI6	KSCANI[6]	OUT	-	*	*
58	uKSCANI6	-	OUTEN	MuxPORTAOutEn[14]	1	*
59	uKSCANI7	KSCANI[7]	IN	-	*	*
60	uKSCANI7	KSCANI[7]	OUT	-	*	*
61	uKSCANI7	-	OUTEN	MuxPORTAOutEn[15]	1	*
62	uATSXP	ATSXP	IN	-	*	*
63	uATSXP	ATSXP	OUT	-	*	*
64	uATSXP	-	OUTEN	ATSXPEn	1	*
65	uATSXN	ATSXN	OUT	-	0	*
66	uATSXN	-	OUTEN	ATSXNEn	1	*
67	uATSYP	ATSYP	IN	-	*	*
68	uATSYP	ATSYP	OUT	-	*	*
69	uATSYP	•	OUTEN	ATSYPEn	1	*
70	uATSYN	ATSYN	IN	-	*	*
71	uATSYN	ATSYN	OUT	-	*	*
72	uATSYN	-	OUTEN	ATSYNEn	1	*
73	unPMWAKEUP	nPMWAKEUP		-	*	0
74	unPOR	nPOR	IN	-	*	0
75	unRESET	nRESET		-	*	*
76	unRESET	nRESET		-	*	*
77	unRESET		OUTEN	nRESETEn	1	*
78	uPMADAPOK	PMADAPOK		-	*	0
79		PMBATOK		-	*	0
80				-	*	0
81				-	*	*
82		nURING nURING			*	*
-		nuking				*
83		-	OUTEN	MuxnPORTBOutEn[0]	1	*
84				-	*	*
85		nUDTR	OUT			*
86		-	OUTEN	MuxnPORTBOutEn[1]	<u>1</u> *	*
87		nUCTS		-	*	*
88		nUCTS	OUT			*
89		-	OUTEN	MuxnPORTBOutEn[2]	1 *	*
90	unURTS	nURTS	IN	-	*	*
91	unURTS	nURTS	OUT			*
92	unURTS	-	OUTEN	MuxnPORTBOutEn[3]	<u>1</u> *	*
93	unUDSR	nUDSR	IN		*	*
94	unUDSR	nUDSR	OUT	-		*
95	unUDSR	-	OUTEN	MuxnPORTBOutEn[4]	1	
96	unUDCD	nUDCD	IN	-		*
97	unUDCD	nUDCD	OUT	-	*	*
98	unUDCD	-	OUTEN	MuxnPORTBOutEn[5]	1	*
99	uUSIN0	USIN0	IN	-	*	0
100	uUSOUT0	USOUT0	OUT	-	0	*
101	uUSIN1	USIN1	iN	-	*	0
102	uUSOUT1	USOUT1	OUT	-	0	*
103	uPORTC1	CANTx[0]	IN	-	*	*
104	uPORTC1	CANTx[0]	OUT	-	*	*
105	uPORTC1	-	OUTEN	MuxnPORTCOutEn[1]	1	*
106	uPORTC2	CANRx[0]	IN	-	*	*
107	uPORTC2	CANRx[0]	OUT		*	*
108	uPORTC2	-	OUTEN	MuxnPORTCOutEn[2]	1	*
109	uPORTB6	PORTB[6]	IN	-	*	*
110	uPORTB6	PORTB[6]	OUT	-	*	*
111	uPORTB6	-	OUTEN	MuxnPORTBOutEn[6]	1	*
112	uPORTB7	PORTB[7]	IN	-	*	*
113	uPORTB7	PORTB[7]	OUT	-	*	*



114	uPORTB7		OUTEN	MuxnPORTBOutEn[7]	1	*
115	uPORTB8	PORTB[8]		-	*	*
116	uPORTB8	PORTB[8]	OUT	-	*	*
117	uPORTB8		OUTEN	MuxnPORTBOutEn[8]	1	*
118	uPORTB9	PORTB[9]	IN	-	*	*
119	uPORTB9	PORTB[9]	OUT	-	*	*
120	uPORTB9		OUTEN	MuxnPORTBOutEn[9]	1	*
121	uPORTB10	PORTB[10]	IN	-	*	*
122	uPORTB10	PORTB[10]	OUT	-	*	*
123	uPORTB10		OUTEN	MuxnPORTBOutEn[10]	1	*
124	uPORTB11	PORTB[11]	IN	-	*	*
125	uPORTB11	PORTB[11]	OUT	-	*	*
126	uPORTB11		OUTEN	MuxnPORTBOutEn[11]	1	*
127	uTimerOut	TimerOut	IN	-	*	*
128	uTimerOut	TimerOut	OUT	-	*	*
129	uTimerOut	-	OUTEN	MuxnPORTCcutEn[0]	1	*
130	uPSDAT	PSDAT	IN	-	*	*
131	uPSDAT	PSDAT	OUT	-	*	*
132	uPSDAT		OUTEN	MuxnPORTCcutEn[3]	1	*
133	uPSCLK	PSCLK	IN	-	*	*
134	uPSCLK	PSCLK	OUT	-	*	*
135		-	OUTEN	MuxnPORTCcutEn[4]	1	*
136	uPWM0	PWM[0]	IN	-	*	*
137	uPWM0		OUT	-	*	*
138	uPWM0	-	OUTEN	MuxnPORTCcutEn[5]	1	*
130	uPWM1	 PWM[1]			*	*
133	uPWM1	PWM[1]			*	*
140	PWM1		OUTEN	- MuxnPORTCcutEn[6]	1	*
141			IN	MuxiiFORTCcutEn[0]	*	*
142	uPORTE23	CANTx[1] CANTx[1]		-	*	*
143	uPORTE23	CANTALI	OUTEN	-	1	*
144	uPORTE23 uPORTE22		IN	- MuxnPORTEcutEn[23]	*	*
		CANRx[1]		MuxIIPOR I EcutEn[23]	*	*
146 147	uPORTE22	CANRx[1]				*
	uPORTE22		OUTEN	MuxnPORTEcutEn[22]	<u>1</u> *	*
148 149		MMCCMD		-	*	*
		MMCCMD				*
150		-	OUTEN	MuxnPORTEcutEn[18]	<u>1</u> *	*
151		MMCDAT			*	*
152		MMCDAT	OUT			*
153		-		MuxnPORTEcutEn[19]	<u>1</u> *	*
154		nMMCCD			*	*
155		nMMCCD		- Muuun DO D T E aut E n [20]		*
156				MuxnPORTEcutEn[20]	<u>1</u> *	*
157					*	*
158		MMCCLK				*
159		-	OUTEN	MuxnPORTEcutEn[21]	<u>1</u> *	*
160				-	*	*
161	unDMAREQ	nDMAREQ	OUT	- M		*
162		-	OUTEN	MuxnPORTCOutEn[7]	<u>1</u> *	*
163		nDMAACK			*	*
164		nDMAACK	OUT	-		
165	unDMAACK	-	OUTEN	MuxnPORTCOutEn[8]	1	*
166	unRCS3	nRCS[3]	IN	-	*	*
167	unRCS3	nRCS[3]	OUT	-	*	*
168	unRCS3	•	OUTEN	MuxnPORTCOutEn[10]	1	*
169	unRCS2	nRCS[2]	IN		*	*
170	unRCS2	nRCS[2]	OUT	-	*	*
171	unRCS2	-	OUTEN	MuxnPORTCOutEn[9]	1	*
172	unRCS1	nRCS[1]	OUT	-	0	*

MagnaChip•

HMS30C7202N

173	unRCS0	nRCS[0]	OUT	-	0	*
174	uBOOTBIT1	BOOTBIT[1]	IN	-	*	0
175	uBOOTBIT0	BOOTBIT[0]	IN	-	*	0
176	unROE	nROE	OUT		0	*
177	uEXPRDY	EXPRDY		-	*	0
178	unRWE3	nRWE[3]	IN	-	*	*
179	unRWE3	nRWE[3]			*	*
180	unRWE3		OUTEN		1	*
		-	OUTEN	MuxnPORTEOutEn[17]		
181	unRWE2	nRWE[2]	IN	-	*	*
182	unRWE2	nRWE[2]	OUT	-	*	*
183	unRWE2	-	OUTEN	MuxnPORTEOutEn[16]	1	*
184	unRWE1	nRWE[1]	OUT	-	0	*
185	unRWE0	nRWE[0]	OUT	-	0	*
186	uRD31	RD[31]	IN	-	*	*
187	uRD31	RD[31]	OUT	-	*	*
188	uRD31		OUTEN	MuxnPORTEOutEn[15]	1	*
189	uRD30	RD[30]	IN	-	*	*
190	uRD30	RD[30]	OUT	-	*	*
191	uRD30	-	OUTEN	MuxnPORTEOutEn[14]	1	*
192	uRD29	RD[29]	IN	-	*	*
193	uRD29	RD[29]	OUT		*	*
194	uRD29		OUTEN	MuxnPORTEOutEn[13]	1	*
194		-			*	*
	uRD28	RD[28]		-	*	*
196	uRD28	RD[28]				*
197	uRD28		OUTEN	MuxnPORTEOutEn[12]	1 *	*
198	uRD27	RD[27]	IN	-	*	^
199	uRD27	RD[27]	OUT	-		*
200	uRD27	-	OUTEN	MuxnPORTEOutEn[11]	1	*
201	uRD26	RD[26]	IN	-	*	
202	uRD26	RD[26]	OUT	-	*	*
203	uRD26	-	OUTEN	MuxnPORTEOutEn[10]	1	*
204	uRD25	RD[25]	IN	-	*	*
205	uRD25	RD[25]	OUT	-	*	*
206	uRD25	-	OUTEN	MuxnPORTEOutEn[9]	1	*
207	uRD24	RD[24]	IN	-	*	*
208	uRD24	RD[24]	OUT	-	*	*
209	uRD24	-	OUTEN	MuxnPORTEOutEn[8]	1	*
210	uRD23	RD[23]	IN	-	*	*
211	uRD23	RD[23]	OUT	-	*	*
212	uRD23	-	OUTEN	MuxnPORTEOutEn[7]	1	*
213	uRD22	RD[22]	IN	-	*	*
214	uRD22	RD[22]	OUT	-	*	*
215	uRD22	-	OUTEN	MuxnPORTEOutEn[6]	1	*
216	uRD21	RD[21]	IN	-	*	*
217	uRD21	RD[21]	OUT	-	*	*
218	uRD21	•	OUTEN	MuxnPORTEOutEn[5]	1	*
219	uRD20	RD[20]	IN	-	*	*
220	uRD20	RD[20]	OUT	-	*	*
221	uRD20	-	OUTEN	MuxnPORTEOutEn[4]	1	*
222	uRD19	RD[19]	IN	-	*	*
223	uRD19	RD[19]	OUT	-	*	*
224	uRD19	-	OUTEN	MuxnPORTEOutEn[3]	1	*
225	uRD18	RD[18]			*	*
225	uRD18	RD[18]		-	*	*
220		- RD[10]	OUTEN	- MuxnPORTEOutEn[2]	1	*
227	uRD18				*	*
	uRD17	RD[17]		-	*	*
239	uRD17	RD[17]	OUT		-	*
230	uRD17	-	OUTEN	MuxnPORTEOutEn[1]	1	*
231	uRD16	RD[16]	IN	-	<u> </u>	*

© 2004 MagnaChip Semiconductor Ltd. All Rights Reserved.



232	uRD16	RD[16]	OUT	-	*	*
233	uRD16	-	OUTEN	MuxnPORTEOutEn[0]	1	*
234	uRD15	RD[15]	IN	-	*	*
235	uRD15	RD[15]	OUT	-	*	*
236	uRD15	-	OUTEN	nRDEn[1]	1	*
237	uRD14	RD[14]	IN	-	*	*
238	uRD14	RD[14]	OUT	jnRDEn[1]	*	*
239	uRD13	RD[13]	IN	-	*	*
240	uRD13	RD[13]	OUT	jnRDEn[1]	*	*
241	uRD12	RD[12]	IN	-	*	*
242	uRD12	RD[12]	OUT	jnRDEn[1]	*	*
243	uRD11	RD[11]	IN	-	*	*
244	uRD11	RD[11]	OUT	jnRDEn[1]	*	*
245	uRD10	RD[10]	IN	-	*	*
246	uRD10	RD[10]	OUT	jnRDEn[1]	*	*
247	uRD9	RD[9]	IN	-	*	*
248	uRD9	RD[9]	OUT	jnRDEn[1]	*	*
249	uRD8	RD[8]	IN	-	*	*
250	uRD8	RD[8]	OUT	jnRDEn[1]	*	*
250	uRD7	RD[7]	IN		*	*
252	uRD7	RD[7]	OUT		*	*
252	uRD7	-	OUTEN	- nRDEn[0]	1	*
253	uRD6	- RD[6]			*	*
255	uRD6		OUT	inRDEn[0]	*	*
255	uRD5	RD[6]	IN	JIRDEN[0]	*	*
256	uRD5	RD[5]	OUT	 jnRDEn[0]	*	*
257	uRD5 uRD4	RD[5]	IN	JIRDEN[0]	*	*
258		RD[4]	OUT		*	*
259	uRD4	RD[4]	IN	jnRDEn[0]	*	*
	uRD3	RD[3]			*	*
261 262	uRD3	RD[3]		jnRDEn[0]	*	*
-	uRD2	RD[2]		-	*	*
263	uRD2	RD[2]	OUT	jnRDEn[0]	*	^ +
264	uRD1	RD[1]	IN	-	*	*
265	uRD1	RD[1]	OUT	jnRDEn[0]	*	^ +
266	uRD0	RD[0]	IN	-	*	*
267	uRD0	RD[0]	OUT	jnRDEn[0]		*
268	uRA0	RA[0]	OUT	-	0	*
269	uRA1	RA[1]	OUT		0	*
270	uRA2	RA[2]	OUT	-	0	
271	uRA3	RA[3]	OUT		0	*
272	uRA4	RA[4]	OUT	-	0	*
273	uRA5	RA[5]	OUT	-	0	*
274	uRA6	RA[6]	OUT	-	0	*
275	uRA7	RA[7]	OUT	-	0	*
276	uRA8	RA[8]	OUT	-	0	*
277	uRA9	RA[9]	OUT	-	0	*
278	uRA10	RA[10]	OUT	-	0	*
279	uRA11	RA[11]	OUT	-	0	*
280	uRA12	RA[12]	OUT	-	0	*
281	uRA13	RA[13]	OUT	-	0	*
282	uRA14	RA[14]	OUT	-	0	*
283	uRA15	RA[15]	OUT	-	0	*
284	uRA16	RA[16]	OUT	-	0	*
285	uRA17	RA[17]	OUT	-	0	*
286	uRA18	RA[18]	OUT	-	0	*
287	uRA19	RA[19]	OUT	-	0	*
288	uRA20	RA[20]	OUT	-	0	*
289	uRA21	RA[21]	OUT	-	0	*
290	uRA22	RA[22]	OUT	-	0	*

MagnaChip•

HMS30C7202N

204		D 4[22]	OUT		•	*
291 292	uRA23	RA[23]		-	0 *	*
-	uRA24	RA[24]		-	*	*
293 294	uRA24 uRA24	RA[24]	OUT		1	*
294				MuxnPORTEOutEn[24]	0	*
	uSA3	SA[3]	OUT		-	*
296	uSA4	SA[4]	OUT	-	0	*
297	uSA2	SA[2]	OUT	-	0	*
298	uSA5	SA[5]	OUT	-	0	*
299	uSA1	SA[1]	OUT	-	0	*
300	uSA6	SA[6]	OUT	-	0	*
301	uSA0	SA[0]	OUT	-	0	*
302	uSA7	SA[7]	OUT		0	*
303	uSA8	SA[8]	OUT	-	0	
304	uSA9	SA[9]	OUT	-	0	*
305	uSA10	SA[10]	OUT	-	0	*
306	uSA11	SA[11]	OUT	-	0	*
307	uSA12	SA[12]	OUT	-	0	*
308	uSA13	SA[13]	OUT	-	0	*
309	uSA14	SA[14]	OUT	-	0	*
310	unSCS1	nSCS[1]	OUT	-	0	*
311	unSCS0	nSCS[0]	OUT	-	0	*
312	unSRAS	nSRAS	OUT	-	0	*
313	unRCAS	nSCAS	OUT	-	0	*
314	unSWE	nSWE	OUT	-	0	*
315	uSCKE1	SCKE[1]	OUT	-	0	*
316	uSCKE0	SCKE[0]	OUT	-	0	*
317	uSCLK	SCLK	IN	-	*	*
318	uSCLK	SCLK	OUT	-	*	*
319	uSCLK	-	OUTEN	1'b0	1	*
320	uSDQMU	SDQMU	OUT	-	0	*
321	uSDQML	SDQML	OUT	-	0	*
322	uSD8	SD[8]	IN	-	*	*
323	uSD8	SD[8]	OUT	jnSDEn	*	*
324	uSD7	SD[7]	IN	-	*	*
325	uSD7	SD[7]	OUT	jnSDEn	*	*
326	uSD9	SD[9]	IN	-	*	*
327	uSD9	SD[9]	OUT	jnSDEn	*	*
328	uSD6	SD[6]	IN	-	*	*
329	uSD6	SD[6]	OUT	jnSDEn	*	*
330	uSD10	SD[10]	IN	-	*	*
331	uSD10	SD[10]	OUT	jnSDEn	*	*
332	uSD5	SD[5]	IN	-	*	*
333	uSD5	SD[5]	OUT	jnSDEn	*	*
334	uSD11	SD[11]	IN	-	*	*
335	uSD11	SD[11]	OUT	jnSDEn	*	*
336	uSD4	SD[4]	IN	-	*	*
337	uSD4	SD[4]	OUT	jnSDEn	*	*
338	uSD12	SD[12]	IN	-	*	*
339	uSD12	SD[12]	OUT	jnSDEn	*	*
340	uSD3	SD[3]	IN	-	*	*
341	uSD3	SD[3]	OUT	jnSDEn	*	*
342	uSD13	SD[13]	IN	-	*	*
343	uSD13	SD[13]	OUT	jnSDEn	*	*
344	uSD2	SD[2]	IN	-	*	*
345	uSD2 uSD2	SD[2]	OUT	- inSDEn	*	*
345 346		SD[2] SD[14]	IN	-	*	*
340	uSD14 uSD14			- jnSDEn	*	*
<u>347</u> 348	uSD14 uSD1	SD[14]	IN	-	*	*
		SD[1]				
349	uSD1	SD[1]	OUT	jnSDEn	*	*



350	uSD15	SD[15]	IN	-	*	*
351	uSD15	SD[15]	OUT	-	*	*
352	usD15		OUTEN	nSDEn	1	*
353	uSD0	SD[0]	IN	-	*	*
354	uSD0	SD[0]	OUT	jnSDEn	*	*
355	uLLP	LLP	OUT	•	0	*
356	uLAC	LAC	OUT	-	0	*
367	uLBLEN	LBLEN	IN	-	*	*
358	uLBLEN	LBLEN	OUT	-	*	*
359	uLBLEN	-	OUTEN	MuxnPORTDOutEn[8]	1	*
360	uLCP	LCP	OUT	-	0	*
361	uLFP	LFP	OUT	-	0	*
362	uLCDEN	LCDEN	OUT	-	0	*
363	uLD15	LD[15]	IN	-	*	*
364	uLD15	LD[15]	OUT	-	*	*
365	uLD15	-	OUTEN	MuxnPORTDOutEn[7]	1	*
366	uLD14	LD[14]	IN	-	*	*
367	uLD14	LD[14]	OUT	-	*	*
368	uLD14	-	OUTEN	MuxnPORTDOutEn[6]	1	*
369	uLD13	LD[13]	IN	-	*	*
370	uLD13	LD[13]	OUT	-	*	*
371	uLD13	-	OUTEN	MuxnPORTDOutEn[5]	1	*
372	uLD12	LD[12]	IN	-	*	*
373	uLD12	LD[12]	OUT	-	*	*
374	uLD12	-	OUTEN	MuxnPORTDOutEn[4]	1	*
375	uLD11	LD[11]	IN	-	*	*
376	uLD11	LD[11]	OUT	-	*	*
377	uLD11	-	OUTEN	MuxnPORTDOutEn[3]	1	*
378	uLD10	LD[10]	IN	-	*	*
379	uLD10	LD[10]	OUT	-	*	*
380	uLD10	-	OUTEN	MuxnPORTDOutEn[2]	1	*
381	uLD9	LD[9]	IN	-	*	*
382	uLD9	LD[9]	OUT	-	*	*
383	uLD9	-	OUTEN	MuxnPORTDOutEn[1]	1	*
384	uLD8	LD[8]	IN	-	*	*
385	uLD8	LD[8]	OUT	-	*	*
386	uLD8	-	OUTEN	MuxnPORTDOutEn[0]	1	*
387	uLD7	LD[7]	OUT	-	0	*
388	uLD6	LD[6]	OUT	-	0	*
389	uLD5	LD[5]	OUT	-	0	*

11.4 Production Test Features

In order to generate test vectors suitable for use on a production tester by the chip manufacturer, some special test modes have been introduced. These modes come into operation whenever the pin **nTEST** is forced LOW.

Full details of these modes are available from ARM in a special Test Document on request.



12 ELECTRICAL CHARACTERISTICS

12.1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
V _{DD}	Power Supply Voltage	-0.5	4.6	V
V _{IN}	DC Input Voltage	-0.3	6	V
I _{IN}	DC Input Current	-50	50	mA
T _{STG}	Storage Temperature	-65	150	°C

Note : Permanent damage can be occur if maximum ratings are exceeded.

Device modules may not operate normally while being exposed to electrical extremes.

Although sections of the device contain circuitry to protect against damages from high static voltages or electrical fields, take normal pre-cautions to avoid exposure to voltages higher than maximum rated voltages.

Recommended Operating Range

Symbol	Parameter	Min	Max	Units
VDD (3.3V)	DC Power Supply Voltage (3.3V)	3.0	3.6	V
	→ use for I/O	2.3	2.7	V
VDD (2.5V)	DC Power Supply Voltage (2.5V)	-40	85	°C
	→ use for a Core			
T _{OPR}	Operating Temperature			
	(Industrial Temperature)			





12.2 DC characteristics

All characteristics are specified at V_{DD} = 3.0 to 3.6V and V_{SS} = 0V over the junction temperature range of 0 to 100 °C.

Power Dissipation

Symbol	Parameter	Min	Max	Units
PD	[Run Mode]			
	With LCD @70.04MHz		190	mW
	Without LCD @70.04MHz		140	mW
	[Deep Sleep Mode]			
P _{DWN}	RTC Enable	120	160	uW
	RTC Disable	30	70	uW

CMOS/TTL Compatible Pin

Symbol	Parameter	Min	Max	Conditions
VIL	Low-level Input Voltage		$0.3XV_{DD}$	Guaranteed Input Low Voltage
VIH	High-level Input Voltage	$0.7 XV_{DD}$		Guaranteed Input High Voltage
V _{OL}	Low-level Output Voltage		0.4 V	I _{OL} = 1 mA (*Group A)
			0.4 V	I _{OL} = 2 mA (Group B)
			0.4 V	I _{OL} = 4 mA (Group C)
V _{OH}	High-level Output Voltage	2.4 V		I _{OH} = -1 mA (Group A)
		2.4 V		I _{OH} = -2 mA (Group B)
		2.4 V		$I_{OH} = -4 \text{ mA} (Group C)$
I _{IL}	Input Low Current	-10 uA	10 uA	V _{IN} -V _{SS}
I _{IH}	Input High Current	-10 uA	10 uA	V _{IN} =V _{DD}
l _{oz}	3-state Output Leakage	-10 uA	10 uA	$V_{PAD} = V_{SS} \text{ or}$
	Current			V _{DD}

* : It means the drive strength (Group A = 1, Group B = 2, Group C = 4) Refer to GPIO part (page 122)

I/O Circuit Pull-up Pin

The following current values are used for I/Os with internal pull-up devices.

Symbol	Parameter	$Min(V_{IN} = V_{SS})$	$Max(V_{IN} = V_{DD})$
I _{PU}	Pull-up	-100 uA	- 4 uA

Note : The following pins are used with internal pull-up devices. TDI, TCK, TMS, PMADAOK, PMBATOK, nTEST, nPMWAKEUP

I/O Circuit Pull-down Pin

The following current values are used for I/Os with internal pull-down devices.

Symbol	Parameter	$Min(V_{IN} = V_{SS})$	$Max(V_{IN} = V_{DD})$
I _{PD}	Pull-down	4 uA	100 uA

Note : The following pins are used with internal pull-down devices. nTRST, TESTSCAN, nPLLENABLE, SCAN_EN



12.3 A/D Converter Electrical Characteristics

Symbol	Paramter	Test Condition	Min	Тур	Max	Unit
l _{dd}	Normal	aclk=8MHz * Input=AV _{ref} V fin=2KHz ramp		6.0		mA
	Power Down	aclk=8MHz		60		uA
An**	Analog Input Voltage		AVSS+0.2		AVref-0.2	V
Accuracy	Resolution				10	Bits
INL	Integral Non-linearity	aclk=8MHz Input=0 - AV _{ref} V fin=2KHz ramp		±2.0		LSB
DNL	Differential Non-linearity	aclk=8MHz Input=0 - AV _{ref} V fin=2KHz ramp		±1.0		LSB
SNR	Signal-to-Noise Ratio	F _{sample} = 500Ksps fin = 2KHz	51	54		dB
SNDR	Signal-to-Noise Distortion Ratio		49	52		dB
aclk			2	4	8	MHz
t _c	Conversion Time	$t_c = [aclk/16]^{-1}$	2	4	8	us
AV _{ref} ***	Analog Reference Voltage				AVDD	V
T _{cal}	Power-up Time	Calibration Time		22		ms
THD	Total Harmonic Distortion		51	54		dB
AVDD	Analog Power		3.0	3.3	3.6	V
DVDD	Digital Power		3.0	3.3	3.6	V
fin	Analog Input Frequency			5	2)/ Tama anati	KHz

(For Test, Analog Input Freq. = 2KHz, aclk=8MHz, AVDD=DVDD=AV_{ref}=3.3V, Temperature=25°C)

aclk : To determine electrical characteristic of ADC, used 8MHz clock as aclk. but for 7202 ADC, used 3.6864MHz for aclk.

an* : Analog input is sample and hold with 500Ω resistor and 300 fF capacitor in series and connected with gate of CMOS transistor.

So, in normal, input resistance of an analog input pin has a couple of Mega Ohms. AVref^{**} : The equivalent impedance of AVREF is about $5k\Omega$ of resistance to GND.





12.4 D/A Converter Electrical Characteristics


Symbol	Paramter	Test Condition	Min	Тур	Max	Unit
1	Normal	f _{CLK} =50KHz	3.6	4.1	4.6	mA
I _{dd}	Power Down	TBD				uA
Accuracy	Resolution			8		Bits
INL	Integral Non-linearity	DC	-0.6		+0.6	LSB
DNL	Differential Non-linearity	DC	-0.2		+0.2	LSB
SNR	Signal-to-Noise Ratio		47.5	47.7	47.8	dB
SNDR	Signal-to-Noise Distortion Ratio	f _{con} =50KHz Temperature=25°C	47.1	47.4	47.7	dB
THD	Total Harmonic Distortion		57.5	61.8	65.9	dB
f _{con}	Conversion Speed			50		KHz
tr/tf	rise/fall time	with \pm 10% error		0.4		us
V _{out} (p-p)	Output Voltage Range		1.025		2.675	V
t _d	Output Delay Time			1.4		Us


The current drive capability is about 500uA on output of DAC. Typical load is about $10k\Omega$ of resistance and 10pF of capacitance on output of DAC.



12.5 AC Characteristics

12.5.1 Static Memory Interface





Symbol	Parameter	Min	Max	Unit
tSU(A)	Address to nRCS falling-edge setup time	25		
tHO(A)	nROE rising-edge to Address hold time	0		
tSU(CE0)	nRCS falling-edge to nROE falling-edge setup time	13		
tHO(CE0)	nROE rising-edge to nRCS rising-edge setup time	-13		
tHO(CE1)	nROE or nRWE rising-edge to nRCS falling-edge hold time	15		ns
tSU(CE1)	nRCS rising-edge to nROE or nRWE falling-edge setup time	25		
tREC	nROE negate to start of next cycle	50		
tSU(D)	Data setup time before latch	5		
tHO(D)	Data hold time after latch	0		

Timing values for read access in single mode data transfer

Memory Configuration Register Setting = 0x060

	11	10	9		8	7	6	5	4	3	2	1	0
	0		0	0	0	0		1 1	0	0	0	0	0





12.5.1.2 READ Access Timing (Burst Mode)

ר ר ר ┰Г BCLK RA Ν N+1 N+2 N+3 tHO(A) tSU(A) nRCS ↔ tHO(CE1) tSU(CE0) tSU(CE1) nROE tSU(D) tHO(D) RD

Symbol	Parameter	Min	Max	Unit
tSU(A)	Address to nRCS falling-edge setup time	13		
tHO(A)	nROE rising-edge to Address hold time	-15		
tSU(CE0)	nRCS falling-edge to nROE falling-edge setup time	13		
tHO(CE0)	nROE rising-edge to nRCS rising-edge setup time	-13		
tHO(CE1)	nROE or nRWE rising-edge to nRCS falling-edge hold time	25		ns
tSU(CE1)	nROE or nRWE rising-edge to nRCS falling-edge setup time	50		
tSU(D)	Data setup time before latch	5		
tHO(D)	Data hold time after latch	0		
	Timing values for read seases in burst mode data trav	a of or		

Timing values for read access in burst mode data transfer


Memory Configuration Register Setting = 0xE00

	11	10	9		8	7	6	5		4	3	2	1	0
	1		1	1	0	0		0	0	0	0	0	0	0





12.5.1.3 WRITE Access Timing



Symbol	Parameter	Min	Max	Unit
tSU(A)	Address to nRWE falling-edge setup time	15		
tHO(A)	nRWE rising-edge to Address hold time	0		
tSU(CE0)	nRCS falling-edge to nRWE falling-edge setup time	15		
tHO(CE0)	nRWE rising-edge to nRCS rising-edge setup time	27		
tHO(CE1)	nROE or nRWE rising-edge to nRCS falling-edge hold time	39		ns
tSU(CE1)	nRCS rising-edge to nROE or nRWE falling-edge setup time	25		
tREC(WR)	nRWE negate to start of next cycle	26		
tHIZ(D)	nRWE rising edge to D Hi-Z delay	25		
tACC	write access time	4.5		
tLOZ(D)	nRWE falling-edge to D driven	0		

Timing values for write access


	- ·· ·		
Momory	/ Configuration	Rodictor	Setting = $0x068$
memory		Register	Oetting = 0,000

11	10	9	8	7	6	5	4	3	2	1	0
0	(0 0	0	0	1	1 0	1		0	0	0






12.5.2 SDRAM Interface



Condition : 70MHz CPU clock speed



12.5.3 LCD Interface





Symbol	Parameter	Min	Тур	Max	Unit
T1	LCP High Time	1	-	16	tCLK(Notes)
T2	LCP Low Time	1	-	17	tCLK
T3	LLP Front-Porch	1	-	256	tCLK
T4	LLP Pulse Width	1	-	256	tCLK
T5	LLP Back-Porch	1	-	256	tCLK
T6	Failing LLP to LFP(LAC) Toggle	1	-	256	tCLK


- 169 -





T7	Rising LCP to Display Data Change	TBD		TBD	ns		
T8	VSYNC Width	1		64	tHperiod(Notes)		
Т9	VSYNC Back-Porch	1		256	tHperiod		
T10	VSYNC Front-Porch	1		256	tHperiod		
T11	HSYNC Width	1		256	tCLK		
T12	HSYNC Back-Porch	1	-	256	tCLK		
T13	HSYNC Front-Porch	1	-	256	tCLK		
T14	Dot Clock Period	1	-	-	tCLK		
	L	LCD Interface Signal Timing Parameters					

Note : tCLK is BCLK or VCLK(LCD Controller Internal Clock Source : 31.5 or 40 MHz). tHperiod Max = 1408 tCLK




STN Mode Signal Delay

Symbol	Parameter	Min	Max
Tmlcdod	Output Delay Time from LCP rising	-	5
Tmlcdoh	Output Hold Time from LCP Rising	-	-5

STN Mode Signal Delay Parameters

Timing values are derived from simulations using 0pF signal loading. Actual circuit output delays should be calculated by adding manufacturers signal load de-rating delay values.



TFT Mode Signal Delay


Symbol	Parameter	Min	Max
Ttftod	Output Delay Time from LCP rising	-	3
Ttftoh	Output Hold Time from LCP Rising	-	-3
TFT Mode Signal Delay Parameter			ameters

Timing values are derived from simulations using 0pF signal loading. Actual circuit output delays should be calculated by adding manufacturers signal load de-rating delay values.





12.5.4 UART(Universal Asynchronous Receiver Transmitter)









12.6 Package

12.6.1 Recommended Soldering Conditions

12.6.1.1 MQFP(Metric Quad Flat Pack) Type





- Recommended IP-Reflow Solder Machine Temperature

12.6.1.2 FBGA(Chip Array Ball Grid Array) Type

The soldering condition of FBGA type package is the same as that of MQFP type package.

- Recommended IP-Reflow Solder Machine Temperature



12.6.2 Pictures of Package Marking

Package Type	256FBGA	256MQFP
Package Marking	<i>magnachip</i> HMS30C7202 yyww	<i>magnachip</i> HMS30C7202Q yyww





13 APPENDIX

13.1 Deep-sleep, Wake-up Issues of HMS30C7202 PMU

13.1.1 Wake-up

HMS30C7202 has four external wake-up sources, and at least one of two power condition pins (PMADAPOK, PMBATOK) should be high. MRING (nURING), nPMWAKEUP, RTC event can not be masked. PMU only has interrupt mask bits for interrupt controller. It means even though HMS30C7202 wake-up from deep-sleep, there might be no interrupt for interrupt controller. But every time, HMS30C7202 would wake up when any one of wake-up sources asserted.

- Wake-up sources

MRING : It's connected nURING pin ("n" of nURING pin means "low active") This signal can not be masked in PMU.

HOTSYNC : HotSync condition or user defined condition (ex. Plugging power adaptor) This signal is connected with GPIOB[10] interrupt.

nRESET : nRESET signal wake up from deep-sleep.

nPMWAKEUP : active low external signal. This signal can not be masked.

RTC Event: from RTC. This signal isn't able to mask in PMU.

All wake-up sources are filtered by debounce circuit (except RTC) with 250Hz clock from RTC clock source, so if RTC clock stopped, wake-up sequence would not work.

- Needed condition for wake-up

One of PMADAPOK and PMBATOK should be high, it means there's no power problem. If user wants to make wake-up regardless power source condition, set "WAKEUP" bit of PMU Mode register (PMUMODE) bit [3].

13.1.2 Deep-sleep

- To go deep-sleep state, all wake-up conditions are cleared. If any wake-up pin stays in wake-up condition, 7202 would not go into "deep-sleep mode".

- Once Deep-sleep mode is set (in Slow mode) and no wake-up signal condition, State machine wait, until *Bus Idle* state. And after state machine jump into *Bus Idle*, in the very next "bus access" operation, PMU get bus mastership from CPU and state machine keep going into deep-sleep mode through short sleep state. Sometimes S/W need to wait until *Bus Idle*(ex. DMA cases) and to prevent un-wanted next instruction execution after deep-sleep instruction set PMU Mode Register(PMUMODE), usually dummy loop is used for this purpose.

- In some cases (in some S/W), to keep going into deep-sleep, dummy bus (ex. just single read of a peripheral register) access is helpful after dummy loop. We think it is related with changing bus mastership. (or may need longer dummy loop) But we can't sure it.