

# HT1609L 2×40 Channel LCD Driver

### **Features**

- Operating voltage: 2.7V~5.2V
- Bias voltage: static~1/5 bias
- LCD driving voltage: 3.0V~5.0V
- 2×40 internal LCD drivers available
- LCD driver with serial/parallel conversion function

## **Applications**

- Electronic dictionaries
- Portable computers

- Remote controllers
- Calculators


### **General Description**

The HT1609L is an LCD driver LSI with 2×40 output channels using CMOS technology. It is equipped with two sets of 40-bit bidirectional shift registers, 40-bit data latches, 40-bit LCD drivers, and logic control circuits.

The HT1609L can convert serial data received

from an LCD controller into parallel data and send out LCD driving waveforms to the LCD panel. The HT1609L is designed for general purpose LCD drivers. It can drive both static and dynamic drive LCDs. The LSI can be used as segment driver.

### **Block Diagram**













## **Pin Assignment**





## **Pad Assignment**



Chip size:  $162 \times 102 \text{ (mil)}^2$ 

<sup>\*</sup> The IC substrate should be connected to VDD in the PCB layout artwork.

Unit: mil



# **Pad Coordinates**

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

2.34

7.18

12.03

16.87

21.72

26.56

31.41

36.25

41.10

45.94

50.79

55.63

60.48

65.32

70.17

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

-45.73

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

-2.51

-7.35

-12.20

-17.04

-21.89

-26.73

-31.58

-36.42

-41.27

-46.11

-50.96

-55.80

-60.65

-65.49

-70.34

4

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

45.13

Pad No.	Х	Y	Pad No.	X	Y
1	-75.27	44.20	49	75.22	-43.31
2	-75.27	39.01	50	75.22	-38.25
3	-75.27	33.83	51	75.22	-33.19
4	-75.27	28.65	52	75.22	-28.14
5	-75.27	23.46	53	75.22	-23.08
6	-75.27	18.27	54	75.22	-18.02
7	-75.27	13.09	55	75.22	-12.96
8	-75.27	7.91	56	75.22	-7.91
9	-75.27	2.63	57	75.22	-2.85
10	-75.27	-2.55	58	75.22	2.21
11	-75.27	-7.61	59	75.22	7.27
12	-75.27	-12.66	60	75.22	12.32
13	-75.27	-17.85	61	75.22	17.38
14	-75.27	-23.12	62	75.22	22.44
15	-75.27	-28.31	63	75.22	27.50
16	-75.27	-33.58	64	75.22	32.56
17	-75.27	-38.76	65	75.22	37.61
18	-75.27	-43.99	66	75.22	42.67
19	-70.34	-45.73	67	70.17	45.13
20	-65.49	-45.73	68	65.32	45.13
21	-60.65	-45.73	69	60.48	45.13
22	-55.80	-45.73	70	55.63	45.13
23	-50.96	-45.73	71	50.79	45.13
24	-46.11	-45.73	72	45.94	45.13
25	-41.27	-45.73	73	41.10	45.13
26	-36.42	-45.73	74	36.25	45.13
27	-31.58	-45.73	75	31.41	45.13
28	-26.73	-45.73	76	26.56	45.13
29	-21.89	-45.73	77	21.72	45.13
30	-17.04	-45.73	78	16.87	45.13
31	-12.20	-45.73	79	12.03	45.13
32	-7.35	-45.73	80	7.18	45.13
33	-2.51	-45.73	81	2.34	45.13



# **Pad Description**

Pad No.	Pad Name	I/O	Description	
1	Y0	0	LCD driver output for channel 1	
2	VEE	_	LCD power supply	
3~6	V1~V4	I	LCD bias supply voltage for LCD driver	
7	VSS	_	Power supply (ground)	
8	CLK1	I	Clock to latch serial data on the falling edge	(Note 1)
9	SHF1	I	Shift direction selection of channel 1 shift register	(Note 2)
10	SHF2	I	Shift direction selection of channel 2 shift register	(Note 2)
11	VDD	_	Power supply ( positive )	
12	CLK2	I	Clock to shift serial data on the falling edge	(Note 1)
13	DL1	I/O	Data input/output of channel 1 shift register	
14	DR1	I/O	Data input/output of channel 1 shift register	
15	DL2	I/O	Data input/output of channel 2 shift register	
16	DR2	I/O	Data input/output of channel 2 shift register	
17	ALT	I	Alternate signal input for LCD driving waveform	
18~57	Y40~Y79	0	LCD driver outputs for channel 2	
58~96	Y39~Y1	О	LCD driver outputs for channel 1	


Note 1: Data is processed on the clock falling or rising edge as shown in the following table.

		Channel 1	Channel 2
CLK1		<u> </u>	_
	7_	Latch data	Latch data
CLK2		_	_
CLKZ	T	Shift data	Shift data



The output levels of channel 1 and 2 are decided by the combination of ALT and latched data. Refer to the following table:

Latched Data	ALT	Channel 1 (Y0~Y39)	Channel 2 (Y40~Y79)
H (Selected)	Н	V1	V1
	L	V2	V2
L (Non-selected)	Н	V3	V3
	L	V4	V4



V1, V2: Selected level V3, V4: Non-selected level

Note 2: Shift direction of channel 1 and 2

Shift Direction of Channel 1 (Channel 2)							
SHF1 (SHF2)	DR1 (DR2)						
Н	Y39 to Y0 (Y79 to Y40)	OUT	IN				
L	Y0 to Y39 (Y40 to Y79)	IN	OUT				

# **Absolute Maximum Ratings\***

Supply Voltage0.3V to 5.5V	Storage Temperature50°C to 125°C
Input VoltageVSS-0.3V to VDD+0.3V	Operating Temperature20°C to 70°C

\*Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **D.C. Characteristics**

 $Ta=25^{\circ}C$ 

Symbol	D	Test Conditions		Min.	Tr	34	Unit
	Parameter	V <sub>DD</sub>	Conditions	WIIII.	Тур.	Max.	Omt
$V_{\mathrm{DD}}$	Operating Voltage	_	_	2.7	_	5.2	V
$I_{DD}$	Operating Current	5V	No load	_	100	300	μΑ
I <sub>STB</sub>	Standby Current	5V	_	_	1	5	μΑ
V <sub>IL</sub>	"L" Input Voltage	5V	_	_	_	1	V
V <sub>IH</sub>	"H" Input Voltage	5V	_	4	_	_	V
V <sub>OL</sub>	"L" Output Voltage	5V	I <sub>OL</sub> =+0.4mA	_	_	0.4	V
V <sub>OH</sub>	"H" Output Voltage	5V	I <sub>OH</sub> =-0.4mA	4.6	_	_	V
V <sub>LCD</sub>	LCD Driving Voltage	_	V <sub>DD</sub> -V <sub>EE</sub>	3	_	5.0	V

# A.C. Characteristics

 $Ta=25^{\circ}C$ 

Symbol	Parameter	Test Conditions		Min.	Tym	Max.	Unit
Symbol	rarameter	V <sub>DD</sub>	Conditions	WIIII.	Тур.	Max.	Omt
f <sub>CLK2</sub>	Data Shift Frequency	5V	_		_	400	kHz
twckh	Clock High Level Width	5V	_	800	_	_	ns
twckl	Clock Low Level Width	5V	_	800	_	_	ns
tsu	Data Setup Time	5V	_	300	_	_	ns
t <sub>DH</sub>	Data Hold Time	5V	_	300	_	_	ns
$t_{\mathrm{DD}}$	Data Delay Time	5V	_		_	500	ns
t <sub>SUC1</sub>	Clock Setup Time	5V	$CLK2 \rightarrow CLK1$	500	_		ns
t <sub>SUC2</sub>	Clock Setup Time	5V	CLK1 → CLK 2	500	_	_	ns
t <sub>R</sub> /t <sub>F</sub>	Clock Rise/Fall Time	5V	_	1	_	200	ns



### **Functional Description**

The HT1609L is an LCD driver LSI with 2×40 segment output channel. It operates with a controller, such as HT163A, or another segment driver LSI HT1608, HT1608L and HT1609L.

#### Clock

The CLK1 is the clock to latch data on the falling edge. It latches the data input from the bidirectional shift register at the falling edge of CLK1 and transfers its outputs to the LCD driver circuit. The CLK2 is the clock to shift data on the falling edge. It shifts the serial data at the falling of CLK2 and transfers the output of each bit of the register to the latch circuit (refer to Note 1).

#### Bidirectional shift register

The HT1609L supplies two sets of 40-bit shift register, which controls the shift direction by SHF1 & SHF2. The SHF1 controls the 1st 40-bit shift register, and SHF2 controls the 2nd 40-bit shift register. When SHF1 is connected to VDD, the 1st shift direction is from Y39 to Y0; when SHF1 is connected to VSS, the shift direction changes from Y0 to Y39. When SHF2 is connected to VDD, the 2nd shift direction is from Y79 to Y40; when SHF2 is connected to VSS, the shift direction changes from Y40 to

Y79 (refer to Note 2).

#### Data input/output

The DL1, DR1, DL2, DR2 are data input or output option function. When SHF1 (SHF2) is connected to VDD, the 40th bit data of the 1st (2nd) 40-bit shift register outputs from DL1 (DL2); when SHF1 (SHF2) is connected to VSS or open , the  $1{\sim}40$  ( $41{\sim}80$ ) bits data from LCD controller enter into the 1st (2nd) 40-bit shift through DL1 (DL2).

When SHF1 (SHF2) is connected to VDD, the  $1{\sim}40$  ( $41{\sim}80$ ) bit data from the LCD controller enter into the 1st (2nd)40-bit shift register through DR1 (DR2); when SHF1 (SHF2) is connected to VSS or open , the 40th bit shift register outputs from DR1 (DR2) (refer to Note 2).

#### LCD driver circuit


Select one of the four levels of voltage V1, V2, V3, and V4 for driving an LCD and transfer it to the output terminals according to the combination of alternate signal (ALT) and the data in the latch circuit (refer to Note 1).




### Static driver

When the HT1609L is used as a static driver, data is transferred on the falling edge of CLK2 and latched on the falling edge of CLK1. The frequency of CLK1 becomes the frame frequency of the LCD driver. The frequency of ALT

has to be twice the frequency of CLK1. ALT has to be synchronized on the falling edge of CLK1. The power supply for the LCD driver is used by shortening V1, V4 or V2, V3. The application circuit connections are shown below:




# **Timing Diagrams**



9 25th Aug '98



# **Application Circuits**



Example of Connection (1/16 duty cycly, 1/5 bias)