

# 捷多邦,专业PCB打样工厂,24小时加急出货 HT48RA1/HT48CA1 Remote Type 8-Bit MCU

## Features

- Operating voltage: 2.0V~5.5V
- 23 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler (TMR0)
- 16-bit programmable timer/event counter and overflow interrupts (TMR1)
- On-chip crystal and RC oscillator
- Watchdog Timer
- 8K×16 program memory
- 224×8 data memory RAM
- PFD supported

## **General Description**

The HT48RA1/HT48CA1 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for multiple I/O control product applications. The data ROM can be used to store remote control codes. The mask version HT48CA1 is fully pin and functionally compatible with the OTP version HT48RA1 device.


- HALT function and wake-up feature reduce power consumption
- 8-level subroutine nesting
- Up to  $1\mu s$  instruction cycle with 4MHz system clock at  $V_{DD}$ =3V
- Bit manipulation instruction
- 16-bit table read instruction
- 63 powerful instructions
- · All instructions in one or two machine cycles
- Low voltage reset function
- 28-pin SOP/SSOP(209mil) package

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, watchdog timer, programmable frequency divider, HALT and wake-up functions, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, and particularly suitable for use in products such as universal remote controller (URC).






## **Block Diagram**



**Pin Assignment** 





## **Pin Description**

Pin Name	I/O	ROM Code Option	Description
PA0~PA7	I/O	Wake-up* Pull-high***	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up in- put by a option. Software instructions determine the CMOS output or Schmitt trig- ger input with/without pull-high resistor. The pull-high resistor of each input/output line is also optional.
PB0/PFD PB1~PB7	I/O	Pull-high** PB0 or PFD	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with/without pull-high resistor. The pull-high resistor of each input/output line is also optional. The output mode of PB0 can be used as an internal PFD signal output and it can be used as a various frequency carrier signal.
PC0/TMR0 PC1~PC4 PC5/TMR1	I/O	Pull-high*	Bidirectional 6-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with/without pull-high resistor. The pull-high resistor of each input/output line is also optional. PC0 and PC5 are pin shared with TMR0 and TMR1 function pins.
PF0/INT	I/O	Pull-high*	Bidirectional 1-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with/without pull-high resistor. The pull-high resistor of this input/output line is also optional. PF0 is pin shared with the INT function pin.
OSC1 OSC2	 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or Crystal (determined by option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.
RES	I		Schmitt trigger reset input, active low.
VSS	_		Negative power supply, ground
VDD	_	_	Positive power supply

Note: \* Bit option

\*\* Nibble option

\*\*\* Byte option

## **Absolute Maximum Ratings**

Supply VoltageV_SS=0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



## **D.C. Characteristics**

	Parameter		Test Conditions		-		
Symbol	Parameter	$V_{\text{DD}}$	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage		_	2.0	_	5.5	V
I	Operating Current	3V	No load, f <sub>SYS</sub> =4MHz		0.6	1.5	mA
I <sub>DD</sub>	Operating Current	5V	No load, ISYS-410112		2	4	mA
I	Standby Current (WDT Enabled and	3V			1.1	5	μA
I <sub>STB1</sub>	WDT RC OSC On)	5V	No load, system HALT		4	10	μA
1		3V		_	0.1	1	μA
I <sub>STB2</sub>	Standby Current (WDT Disabled)	5V	No load, system HALT	_	0.2	2	μA
$V_{\text{IL1}}$	Input Low Voltage for I/O Ports — — —		0	_	$0.3V_{DD}$	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports			$0.7V_{DD}$	_	V <sub>DD</sub>	V
V <sub>IL2</sub>	Input Low Voltage (RES)			0	_	$0.4V_{DD}$	V
V <sub>IH2</sub>	Input High Voltage (RES)			$0.9V_{DD}$	_	V <sub>DD</sub>	V
V <sub>LVR</sub>	Low Voltage Reset		LVR=2.0V	1.8	1.9	2.0	V
VLVR	Low vollage Resel		LVR=3.0V	2.7	3.0	3.3	V
I <sub>OL</sub>	I/O Port Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4	8	_	mA
OL		5V	VOL-0.1VDD	10	20	_	mA
I <sub>он</sub>	I/O Port Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA
ЮН		5V			-10		mA
P	Dull high Desistance	3V		20	60	100	kΩ
R <sub>PH</sub>	Pull-high Resistance	5V		10	30	50	kΩ



## A.C. Characteristics

	Test Conditions		Test Conditions		<b>T</b>	Maria		
Symbol	Parameter	$V_{\text{DD}}$	Conditions	Min.	Тур.	Max.	Unit	
f	System Cleak (Crystal OSC)		2.0V~5.5V	400		4000	kHz	
f <sub>SYS1</sub>	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz	
f	System Cleak (DC OSC)	_	2.0V~5.5V	400		4000	kHz	
f <sub>SYS2</sub>	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
£		3V	500/ duty	0	_	4000	kHz	
f <sub>TIMER</sub>	Timer I/P Frequency (TMR0/TMR1)		50% duty	0	_	8000	kHz	
		3V		45	90	180	μS	
t <sub>WDTOSC</sub>	Watchdog Oscillator Period			32	65	130	μs	
t	Watchdog Time-out Period	3V		11	23	46	ms	
t <sub>WDT1</sub>	(WDT OSC)	5V	Without WDT prescaler	8	17	33	ms	
t <sub>WDT2</sub>	Watchdog Time-out Period (f <sub>SYS</sub> /4)	_	Without WDT prescaler	_	1024	_	t <sub>SYS</sub>	
t <sub>RES</sub>	External Reset Low Pulse Width	_	—	1		_	μS	
t <sub>SST</sub>	System Start-up Timer Period		Power-up reset or wake-up from HALT		1024		t <sub>SYS</sub>	
t <sub>LVR</sub>	Low Voltage Width to Reset	_	—	1	_	_	ms	
t <sub>INT</sub>	Interrupt Pulse Width	_		1	_		μS	
t <sub>ACC</sub>	Data ROM Access Time			1	_		μs	

Note: t<sub>SYS</sub>=1/(f<sub>SYS</sub>)



## **Functional Description**

### **Execution Flow**

The system clock for the MCU is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

### Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



**Execution Flow** 

Mode	Program Counter									
Mode	*12~*8	*7	*6	*5	*4	*3	*2	*1	*0	
Initial Reset	00000	0	0	0	0	0	0	0	0	
External Interrupt	00000	0	0	0	0	0	1	0	0	
Timer/Event Counter 0 Overflow	00000	0	0	0	0	1	0	0	0	
Timer/Event Counter 1 Overflow	00000	0	0	0	0	1	1	0	0	
Skip					PC+2					
Loading PCL	*12~*8	@7	@6	@5	@4	@3	@2	@1	@0	
Jump, Call Branch	#12~#8	#7	#6	#5	#4	#3	#2	#1	#0	
Return (RET, RETI)	S12~S8	S7	S6	S5	S4	S3	S2	S1	S0	

### **Program Counter**

Note: \*12~\*0: Program counter bits #12~#0: Instruction code bits S12~S0: Stack register bits @7~@0: PCL bits



#### **Program Memory – ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $8192 \times 16$  bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the  $\overline{\text{INT}}$  input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H .


Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (page specified by TBHP) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). The higher-order byte table pointer TBHP (1FH) and lower-order byte table pointer TBLP (07H) are read/write registers, which indicate the table locations. Before accessing the table, the location has to be placed in TBHP and TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (interrupt service routine) both employ the table read instruction, the contents of TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors are thus brought about. Given this, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both main routine and the ISR, the in-

## HT48RA1/HT48CA1





terrupt(s) is supposed to be disabled prior to the table read instruction. It (They) will not be enabled until the TBLH in the main routine has been backup. All table related instructions require 2 cycles to complete the operation.

### Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 8 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is sub-

lu a fina a fi a m				Tabl	e Locatio	n			
Instruction	*12~*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	TBHP	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	11111	@7	@6	@5	@4	@3	@2	@1	@0

### Table Location

Note: \*12~\*0: Table location bits

@7~@0: Table pointer bits



sequently executed, stack overflow occurs and the first entry will be lost (only the most recent 8 return addresses are stored).

### Data Memory - RAM

The data memory is designed with 249×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (224×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H, R1;02H), Timer/Event Counter 0 (TMR0;0DH), Timer/Event Counter 0 control register (TMR0C;0EH), Timer/Event Counter 1 higher order byte register (TMR1H;0FH), Timer/Event Counter 1 lower order byte register (TMR1L;10H), Timer/Event Counter 1 control register (TMR1C;11H), program counter lower-order byte register (PCL;06H), memory pointer registers (MP0;01H, MP1;03H), accumulator (ACC,05H), table pointer (TBLP;07H, TBHP; 1FH), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H, PF;1CH), and I/O control registers (PAC;13H, PBC;15H, PCC;17H, PFC;1DH). The remaining space before the 20H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1).

### Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] ([02H]) will access data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer registers (MP0 and MP1) are 8-bit registers.

### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

00H	Indirect Addressing Register 0	Ν
01H	MP0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	
0CH		Special Purpose
0DH	TMR0	
0EH	TMR0C	
0FH	TMR1H	
10H	TMR1L	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	
18H		
19H		
1AH		: Unused
1BH		Read as "00"
1CH	PF	Reau as 00
1DH	PFC	
1EH		
1FH	ТВНР	
20H		
	General Purpose	
	(224 Bytes)	
FFH		

#### **RAM Mapping**

### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Increment and decrement (INC, DEC)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.



### Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

### Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the  $\overline{INT}$  and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 5 of INTC), caused by a timer 0 overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The internal Timer/Even Counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (T1F;bit 6 of INTC), caused by a timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will oc-

Labels	Bits	Function
с	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PDF	4	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
то	5	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6, 7	Unused bit, read as "0"

#### Status Register



cur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter 0 Overflow	2	08H
Timer/Event Counter 1 Overflow	3	0CH

The Timer/Event Counter 0/1 interrupt request flag (T0F/T1F), external interrupt request flag (EIF), enable Timer/Event Counter 0/1 interrupt bit (ET0I/ET1I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ET0I and ET1I are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F, T1F, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### **Oscillator Configuration**

There are 2 oscillator circuits implemented in the microcontroller.



#### System Oscillator

Both of them are designed for system clocks, namely the RC oscillator and the crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and resists the external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS is required and the resistance should range from  $100k\Omega$  to  $820k\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The internal RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are demanded. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately  $90\mu s$ . The WDT oscillator can be disabled by ROM code option to conserve power.

Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1=enabled; 0=disabled)
	1	EEI	Controls the external interrupt (1=enabled; 0=disabled)
	2	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
INTC	3	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)
(0BH)	4	EIF	External interrupt request flag (1=active; 0=inactive)
	5	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
	6	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)
	7		Unused bit, read as "0"

### **INTC Register**



#### Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), instruction clock (system clock divided by 4), determines the ROM code option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by ROM code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 90µs@3V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 23ms@3V. This time-out period may vary with temperatures. VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.9s@3V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

#### WDTS Register


The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the PC and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the ROM code option "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e. "CLR WDT" times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. "CLR WDT" times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

#### **Power Down Operation – HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others remain in their original status.



Watchdog Timer



The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024  $t_{SYS}$  (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

### Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions			
0	0	RES reset during power-up			
u	u	RES reset during normal operation			
0	1	RES wake-up HALT			
1	u	WDT time-out during normal operation			
1	1	WDT wake-up HALT			


Note: "u" stands for unchanged

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or  $\overline{\text{RES}}$  reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.


The functional unit chip reset status are shown below.

PC	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/event Counter	Off
Input/output Ports	Input mode
SP	Points to the top of the stack




#### **Reset Circuit**

Note: "\*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.







**Reset Configuration** 



The states of the registers is summarized in the table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	սսսս սսսս	นนนน นนนน	սսսս սսսս	սսսս սսսս
ACC	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
Program Counter	0000H	0000H	0000H	0000H	0000H
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBHP	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
TMR1H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	11 1111	11 1111	11 1111	11 1111	uu uuuu
PCC	11 1111	11 1111	11 1111	11 1111	uu uuuu
PF	1	1	1	1	u
PFC	1	1	1	1	u

Note: "\*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown

## **Timer/Event Counter**

Two timer/event counters (TMR0, TMR1) are implemented in the device. The Timer/Event Counter 0 contains an 8-bit programmable count-up counter and the clock may come from an external source or the system clock. The Timer/Event Counter 1 contains an 16-bit programmable count-up counter and the clock may come from an external source or the system clock divided by 4.

Of the two timer/event counters, using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

Only the Timer/Event Counter 0 can generate PFD signal by using external or internal clock, and PFD frequency is determine by the equation  $f_{INT}/[2\times(256-N)]$ .

There are 2 registers related to Timer/Event Counter 0; TMR0(0DH), TMR0C(0EH). In Timer/Event Counter 0 counting mode (T0ON=1), writing TMR0 will only put the written data to preload register (8 bits). The Timer/Event Counter 0 preload register is changed by each writing TMR0 operations. Reading TMR0 will also latch the TMR0 to the destination. The TMR0C is the Timer/Event Counter 0 control register, which defines the operating mode, counting enable or disable and active edge.

The T0M0, T0M1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0) pin. The timer mode functions as a normal timer with the clock source coming from the  $f_{\rm INT}$  clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0). The counting is based on the  $f_{\rm INT}$  clock.

In the event count or timer mode, once the Timer/Event Counter 0 starts counting, it will count from the current contents in the Timer/Event Counter 0 to FFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0 preload register and generates the corresponding interrupt request flag (T0F; bit 5 of INTC) at the same time.

In pulse width measurement mode with the TOON and TOE bits are equal to one, once the TMR0 has received a transition from low to high (or high to low if the TOE bit is 0) it will start counting until the TMR0 returns to the original level and reset the TOON. The measured result will remain in the Timer/Event Counter 0 even if the activated transition occurs again. In other words, only one cycle measurement can be done. Until setting the TOON, the cycle measurement will function again as long as it receives further transition pulse. Note that, in this operating mode, the Timer/Event Counter 0 starts counting not according to the logic level but according to the transition edges. In the case of counter overflows, the counter 0 is reloaded from the Timer/Event Counter 0 preload register and issues the interrupt request just like the other two modes.

To enable the counting operation, the timer ON bit(T0ON; bit 4 of TMR0C) should be set to 1. In the pulse width measurement mode, the T0ON will be cleared automatically after the measurement cycle is complete. But in the other two modes the T0ON can only be reset by instructions. The overflow of the Timer/Event Counter 0 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I can disabled the corresponding interrupt service.

In the case of Timer/Event Counter 0 OFF condition, writing data to the Timer/Event Counter 0 preload register will also load the data to Timer/Event Counter 0. But if the Timer/Event Counter 0 is turned on, data written to the Timer/Event Counter 0 will only be kept in the Timer/Event Counter 0 preload register. The Timer/Event Counter 0 will still operate until the overflow occurs (a Timer/Event Counter 0 reloading will occur at the same time).

When the Timer/Event Counter 0 (reading TMR0) is read, the clock will be blocked to avoid errors. As this may results in a counting error, this must be taken into consideration by the programmer.

The bit 0~2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of Timer/Event Counter 0. The definitions are as shown.

Label (TMR0C)	Bits	Function		
TOPSC0 TOPSC1 TOPSC2	0 1 2	To define the prescaler stages, TOPSC2, TOPSC1, TOPSC0= 000: $f_{INT}=f_{SYS}/2$ 001: $f_{INT}=f_{SYS}/4$ 010: $f_{INT}=f_{SYS}/8$ 011: $f_{INT}=f_{SYS}/16$ 100: $f_{INT}=f_{SYS}/32$ 101: $f_{INT}=f_{SYS}/64$ 110: $f_{INT}=f_{SYS}/128$ 111: $f_{INT}=f_{SYS}/256$		
TOE	3	To define the TMR0 active edge of Timer/Event Counter 0 (0=active on low to high; 1=active on high to low)		
TOON	4	To enable/disable timer 0 counting (0=disabled; 1=enabled)		
	5	Unused bit, read as "0"		
T0M0 T0M1	6 7	To define the operating mode (T0M1, T0M0) 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused		

TMR0C Register



There are 3 registers related to Timer/Event Counter 1; TMR1H(0FH), TMR1L(10H), TMR1C(11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L preload registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.

The T1M0, T1M1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the instruction clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR1). The counting is based on the instruction clock.

In the event count or timer mode, once the Timer/Event Counter 1 starts counting, it will count from the current contents in the Timer/Event Counter 1 to FFFFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 1 preload register and generates the corresponding interrupt request flag (T1F; bit 6 of INTC) at the same time.

T1M1

T1M0

T10N

Measurement


Mode Control

In pulse width measurement mode with the T1ON and T1E bits are equal to one, once the TMR1 has received a transition from low to high (or high to low if the T1E bit is 0) it will start counting until the TMR1 returns to the original level and reset the T1ON. The measured result will remain in the Timer/Event Counter 1 even if the activated transition occurs again. In other words, only one cycle measurement can be done. Until setting the T1ON, the cycle measurement will function again as long as it receives further transition pulse. Note that, in this operating mode, the Timer/Event Counter 1 starts counting not according to the logic level but according to the transition edges. In the case of counter overflows, the counter 1 is reloaded from the Timer/Event Counter 1 preload register and issues the interrupt request just like the other two modes.

To enable the counting operation, the timer ON bit (T1ON; bit 4 of TMR1C) should be set to 1. In the pulse width measurement mode, the T1ON will be cleared automatically after the measurement cycle is complete. But in the other two modes the T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET1I can disabled the corresponding interrupt service.

In the case of Timer/Event Counter 1 OFF condition, writing data to the Timer/Event Counter 1 preload register will also load the data to Timer/Event Counter 1. But if the Timer/Event Counter 1 is turned on, data written to the Timer/Event Counter 1 will only be kept in the

Overflow to Interrupt



Timer/Event Counter 1

Timer/Event Counter

(TMR1H/TMR1L)





Timer/Event Counter 1 preload register. The Timer/Event Counter 1 will still operate until the overflow occurs (a Timer/Event Counter 1 reloading will occur at the same time).

When the Timer/Event Counter 1 (reading TMR1H) is read, the clock will be blocked to avoid errors. As this may results in a counting error, this must be taken into consideration by the programmer.

Label (TMR1C)	Bits	Function			
	0~2	Unused bit, read as "0"			
T1E	3	To define the active edge of TMR1 pin input signal (0/1: active on low to high/high to low)			
T1ON	4	To enable/disable timer 1 counting (0/1: disabled/enabled)			
	5	Unused bit, read as "0"			
T1M0 T1M1	6 7	To define the operating mode (T1M1, T1M0) 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused			


The definitions of the TMR1C are as shown.

#### **TMR1C Register**

## Input/Output Ports

There are 23 bi-directional input/output lines in the micro-controller, labeled from PA to PC and PF, which are mapped to the data memory of [12H], [14H], [16H] and [1CH], respectively. All of these I/O ports can be used as input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m = 12H, 14H, 16H or 1CH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PFC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without (depends on options) pull-high resistor structures can be reconfigured dynamically (i.e., on-the fly) under software control. To function as an input, the corresponding latch of the control register has to be set as "1". The pull-high resistor (if the pull-high resistor is enabled) will be exhibited automatically. The input sources also depends on the control register. If the control register bit is "1", the input will read the pad state ("mov" and read-modify-write instructions ]). If the control register bit is 0, the contents of the latches will move to internal data bus ("mov" and read-modify-write instructions). The input paths (pad state or latches) of read-modify-write instructions are dependent on the control register bits. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H and 1DH.



### Input/Output Ports



After a chip reset, these input/output lines stay at high levels (pull-high options) or floating state (non-pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" (m=12H, 14H, 16H or 1CH) instructions. Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 2 bits of port C and 7 bits of port F are not physically implemented; on reading them a "0" is returned whereas writing then results in a no-operation. Pull-high resistors of each port are decided by a option bit.

The PB0 is pin-shared with PFD signal, respectively. If the PFD option is selected, the output signal in output mode of PB0 will be the PFD signal. The input mode always remain its original functions. The PF0 and PC0 are pin-shared with INT and TMR0. The INT signal is directly connected to PF0. The PFD output signal (in output mode) are controlled by the PB0 data register only.

The truth table of PB0/PFD is listed below.

PBC (15H) Bit0	I	0	0	0
PB0/PFD option	х	PB0	PFD	PFD
PB0 (14H) Bit0	х	D	0	1
PB0 pad status	I	D	0	PFD

Note: "I" Input

"O" Output "D" Data




#### Low Voltage Reset - LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range 0.9V~V<sub>LVR</sub>, such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:

- The low voltage (0.9V~V\_{LVR}) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between  $V_{\text{DD}}$  and  $V_{\text{LVR}}$  is shown below.





#### Low Voltage Reset

- Note: "\*1" To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
  - "\*2" Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.




## Options

The following table shows all kinds of code option in the MCU. All of the mask options must be defined to ensure proper system functioning.

Function
PA0~PA7 wake-up enable or disable options
PC pull-high enable or disable
PA pull-high enable or disable: Byte option
PF pull-high enable or disable
PB pull-high (PB0~PB3, PB4~PB7) enable or disable: Nibble option
PB0 or PFD
CLR WDT instructions
System oscillators: RC or crystal
WDT enable or disable
WDT clock source: WDTOSC or system clock/4
LVR function: enable or disable
LVR voltage: 2.0V or 3.0V



## **Application Circuits**



Note: The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing RES to high.

"\*" Make the length of the wiring, which is connected to the  $\overline{\text{RES}}$  pin as short as possible, to avoid noise interference.

The following table shows the C value according different crystal values. (For reference only)

Crystal or Resonator	С		
4MHz Crystal	0pF		
4MHz Resonator	10pF		
3.58MHz Crystal	0pF		
3.58MHz Resonator	25pF		
2MHz Crystal & Resonator	25pF		
1MHz Crystal	35pF		
480kHz Resonator	300pF		
455kHz Resonator	300pF		
429kHz Resonator	300pF		



## Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry	1 1 <sup>(1)</sup> 1 1	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m]	Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory	1 <sup>(1)</sup> 1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 <sup>(1)</sup>	С
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & I	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	None C C None C C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup> 1 <sup>(1)</sup>	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

## Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- √: Flag is affected
- -: Flag is not affected
- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): (1) and (2)
- <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



## Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	the accur	mulator		
Description	The contents of the specified data memory, accumulator and the carry flag are added si- multaneously, leaving the result in the accumulator.						
Operation	$ACC \leftarrow A$	CC+[m]+C	2				
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		_	$\checkmark$	$\checkmark$	V	$\checkmark$	
ADCM A,[m]	Add the a	ccumulato	r and carr	y to data n	nemory		
Description						nulator and ita memory	d the carry flag are added si- y.
Operation	$[m] \leftarrow AC$	C+[m]+C					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		_	$\checkmark$	$\checkmark$	√	$\checkmark$	
ADD A,[m]	Add data	memory to	the accu	nulator			
Description		ents of the the accum		data mem	ory and the	e accumul	ator are added. The result is
Operation	$ACC \leftarrow A$	CC+[m]					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
			$\checkmark$	$\checkmark$	V	$\checkmark$	
ADD A,x	Add imme	ediate data	to the acc	cumulator			
Description	The conte accumula		accumulat	or and the	specified	data are ac	dded, leaving the result in the
Operation	$ACC \leftarrow A$	CC+x					
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	_	—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
ADDM A,[m]	Add the a	ccumulato	or to the da	ta memor	у		
Description	The contents of the specified data memory and the accumulator are added. The result is stored in the data memory.						
Operation	[m] ← AC	C+[m]					
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
			$\checkmark$	$\checkmark$	V	$\checkmark$	



AND A,[m]       Logical AND accumulator with data memory         Description       Data in the accumulator and the specified data memory performeration. The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" [m]         Affected flag(s) $TO$ PDF       OV       Z       AC       C         AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bite.         Description       Data in the accumulator and the specified data perform a bite.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $TO$ PDF       OV       Z       AC       C         Operation       ACC $\leftarrow$ ACC "AND" x       Affected flag(s) $TO$ PDF       OV       Z       AC       C         ANDM A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory.       Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $TO$ PDF       OV       Z       AC       C
Affected flag(s) $TO$ PDF       OV       Z       AC       C         —       —       —       N       —       —       —         AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $TO$ PDF       OV       Z       AC       C         ANDM A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory and the accumulator performeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $TO$ PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m]       Affected flag(s) $TO$ PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m] $TO$ PDF       OV       Z       AC       C $(m] \leftarrow$ ACC "AND" [m] $TO$ PDF       OV       Z       AC       C
TOPDFOVZACCAND A,xLogical AND immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)TOPDFOVZACCANDM A,[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator performeration. The result is stored in the data memory.Operation[m] $\leftarrow$ ACC "AND" [m]Affected flag(s)TOPDFOVZACCCALL addrSubroutine callThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $\overline{TO}$ PDF OV Z AC C $ -$ ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator performent and the specified flag(s)         Affected flag(s) $\overline{TO}$ PDF OV Z AC C $ -$ Affected flag(s) $\overline{TO}$ PDF OV Z AC C $   -$ Affected flag(s) $\overline{TO}$ PDF OV Z AC C $                             -$ </td
AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s)       TO       PDF       OV       Z       AC       C         ANDM A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory and the accumulator performent and the specified data memory.       Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" are memory and the accumulator       Description       Data in the specified data memory and the accumulator performent and the specified flag(s)       TO       PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m]       Affected flag(s)       TO       PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m]       TO       PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m]       To       PDF       OV       Z       AC       C         CALL addr       Subroutine call       The instruction unconditionally calls a subrouti
DescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.Operation $ACC \leftarrow ACC$ "AND" xAffected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{\  -  }$ ANDM A.[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator perfor eration. The result is stored in the data memory.Operation[m] $\leftarrow ACC$ "AND" [m]Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{\  -  }$ CALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
The result is stored in the accumulator.Operation $ACC \leftarrow ACC "AND" \times$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{ -                                   $
Affected flag(s) $TO$ PDFOVZACC $       -$ ANDM A,[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator perforeration. The result is stored in the data memory.Operation[m] $\leftarrow$ ACC "AND" [m]Affected flag(s) $TO$ PDFOVZACCCALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F
TOPDFOVZACC $$ ANDM A,[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator perforeration. The result is stored in the data memory.Operation[m] $\leftarrow$ ACC "AND" [m]Affected flag(s)TOPDFOVZACCCALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located at a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F
ANDM A,[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator perfor eration. The result is stored in the data memory.Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}$ $-  -  -$ CALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator performeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C         Occurrent
DescriptionData in the specified data memory and the accumulator performant of eration. The result is stored in the data memory.Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}$ $ $ CALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located and program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F
eration. The result is stored in the data memory.Operation $[m] \leftarrow ACC "AND" [m]$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}$ $\square  \square  \square  [m] \leftarrow ACC$ $\boxed{Description}$ CALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
Affected flag(s)       TO       PDF       OV       Z       AC       C
TO       PDF       OV       Z       AC       C
CALL addr       Subroutine call         Description       The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
CALL addr       Subroutine call         Description       The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P
OperationStack $\leftarrow$ PC+1PC $\leftarrow$ addr
Affected flag(s)
TO PDF OV Z AC C
CLR [m] Clear data memory
Description The contents of the specified data memory are cleared to 0.
Operation $[m] \leftarrow 00H$
Affected flag(s)
TO PDF OV Z AC C



CLR [m].i	Cloar hit		mon							
Description		of data me	ified data r	nemorv is	cleared to	0				
Operation	[m].i ← 0			noniory io						
Affected flag(s)	[iii].i 🕻 U									
	то	PDF	OV	Z	AC	С				
		_	_							
CLR WDT	Clear Wa	tchdog Tin	ner							
Description	The WDT is cleared (clears the WDT). The power down bit (PDF) and time-o cleared.									
Operation	WDT $\leftarrow$ 00H PDF and TO $\leftarrow$ 0									
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
	0	0			—					
CLR WDT1	Preclear	Natchdog	Timer							
Description Operation	of this inst	ruction wit instruction 0H*	WDT2, clea hout the ot has been	her precle	ar instruct	ion just se				
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
	0*	0*	_		_					
CLR WDT2			Timor							
	Preclear \	Natchdog	ninei							
Description	Together of this ins	with CLR \ truction w	NDT1, clea ithout the c has been	other precl	ear instru	ction, set				
Description Operation	Together of this ins	with CLR V truction w instruction	NDT1, clea ithout the c	other precl	ear instru	ction, set				
	Together of this ins plies this WDT $\leftarrow$ 0 PDF and	with CLR V truction w instruction 0H* TO $\leftarrow$ 0*	WDT1, clea ithout the c has been	other precl executed	ear instru and the T	ction, set O and PD				
Operation	Together of this ins plies this WDT $\leftarrow$ 0 PDF and	with CLR V truction w instruction $0H^*$ TO $\leftarrow 0^*$ PDF	NDT1, clea ithout the c	other precl	ear instru	ction, set				
Operation	Together of this ins plies this WDT $\leftarrow$ 0 PDF and	with CLR V truction w instruction 0H* TO $\leftarrow$ 0*	WDT1, clea ithout the c has been	other precl executed	ear instru and the T	ction, set O and PD				
Operation	Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0*	with CLR V truction w instruction $0H^*$ TO $\leftarrow 0^*$ PDF	NDT1, clea ithout the c has been OV	other precl executed	ear instru and the T	ction, set O and PD				
Operation Affected flag(s)	Together of this ins plies this WDT $\leftarrow$ 0 PDF and TO 0* Complem Each bit of	with CLR V truction w instruction $0H^*$ TO $\leftarrow 0^*$ PDF 0* ent data n of the spec	NDT1, clea ithout the c has been OV	Z memory is	AC	ction, set O and PD C  complem				
Operation Affected flag(s)	Together of this ins plies this WDT $\leftarrow$ 0 PDF and TO 0* Complem Each bit of	with CLR V truction w instruction 00H* TO $\leftarrow 0^*$ PDF 0* ent data n of the spee viously co	NDT1, clea ithout the c has been OV 	Z memory is	AC	ction, set O and PD C  complem				
Operation Affected flag(s) CPL [m] Description	Together of this ins plies this WDT $\leftarrow$ 0 PDF and TO 0* Complem Each bit o which pre	with CLR V truction w instruction 00H* TO $\leftarrow 0^*$ PDF 0* ent data n of the spee viously co	NDT1, clea ithout the c has been OV 	Z memory is	AC	ction, set O and PD C  complem				
Operation Affected flag(s) CPL [m] Description Operation	Together of this ins plies this WDT $\leftarrow$ 0 PDF and TO 0* Complem Each bit o which pre	with CLR V truction w instruction 00H* TO $\leftarrow 0^*$ PDF 0* ent data n of the spee viously co	NDT1, clea ithout the c has been OV 	Z memory is	AC	ction, set O and PD C  complem				



CPLA [m]	Complem	ent data n	nemory an	d place re	sult in the	accumula		
Description	which pre	viously co	cified data ntained a 1 umulator a	are chang	ged to 0 an	d vice-ver		
Operation	$ACC \leftarrow [r]$	n]						
Affected flag(s)	[							
	ТО	PDF	OV	Z	AC	С		
			_	$\checkmark$				
DAA [m]	Decimal-A	Adjust acc	umulator fo	or addition				
Description	lator is div carry (AC justment i carry (AC	vided into 1) will be d s done by or C) is se	lue is adjus two nibbles lone if the l adding 6 to t; otherwis and only t	s. Each nil ow nibble o the origir e the origir	bble is adj of the accu nal value if nal value re	usted to the umulator is the origin emains ur		
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0)+6, AC1= $\overline{AC}$ else [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+AC1,C=C							
Affected flag(s)	eise [iii]./	-[iii].4 (—	A00.1 A	0.4.701	,0-0			
Affected flag(s)	TO	PDF	OV	Z	AC	С		
Affected flag(s)						C √		
Affected flag(s) DEC [m]		PDF	OV					
	TO — Decremen	PDF —	OV	Z 	AC	$\checkmark$		
DEC [m]	TO — Decremen	PDF — nt data me e specifie	OV —	Z 	AC	$\checkmark$		
DEC [m] Description	TO — Decremen Data in th	PDF — nt data me e specifie	OV —	Z 	AC	$\checkmark$		
DEC [m] Description Operation	TO — Decremen Data in th	PDF — nt data me e specifie	OV —	Z 	AC	$\checkmark$		
DEC [m] Description Operation	TO — Decremer Data in th [m] ← [m]	PDF — nt data me e specifier –1	OV — emory d data mer	Z — nory is de	AC —	√ 1 by 1.		
DEC [m] Description Operation	TO         —         Decremen         Data in th         [m] ← [m]         TO         —	PDF 	OV — emory d data mer	Z mory is der Z V	AC — cremented AC —	√ 1 by 1. C		
DEC [m] Description Operation Affected flag(s)	TO - Decrement Data in the $[m] \leftarrow [m]$ TO - Decrement Data in the	PDF — nt data me e specifier —1 PDF — nt data me e specifier	OV — emory d data mer OV —	Z mory is der Z √ place resu	AC — cremented AC — ult in the ac	√ I by 1. C — ccumulato		
DEC [m] Description Operation Affected flag(s)	TO - Decrement Data in the $[m] \leftarrow [m]$ TO - Decrement Data in the	PDF 	OV 	Z mory is der Z √ place resu	AC — cremented AC — ult in the ac	√ I by 1. C — ccumulato		
DEC [m] Description Operation Affected flag(s) DECA [m] Description	TO  Decrement Data in the $[m] \leftarrow [m]$ TO  Decrement Data in the tor. The co	PDF 	OV 	Z mory is der Z √ place resu	AC — cremented AC — ult in the ac	√ I by 1. C — ccumulato		
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	TO  Decrement Data in the $[m] \leftarrow [m]$ TO  Decrement Data in the tor. The co	PDF 	OV 	Z mory is der Z √ place resu	AC — cremented AC — ult in the ac	√ I by 1. C — ccumulato		



HALT	Enter pov	ver down r	node			
Description	the RAM a	and registe	os program ers are reta the WDT t	ined. The	WDT and	prescaler
Operation	PC ← PC PDF ← 1 TO ← 0	:+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	1	—	—		_
INC [m]	Incremen	t data mer	nory			
Description	Data in th	e specifie	d data mer	nory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_		$\checkmark$		_
INCA [m]	Incremen	t data mer	nory and p	lace resul	t in the ac	cumulator
Description			l data men the data n			
Operation	$ACC \leftarrow [r$	n]+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	_	$\checkmark$		
JMP addr	Directly ju	ımp				
Description			er are repla this destir		he directly	-specified
Operation	PC ←add	lr				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_				
MOV A,[m]	Move dat	a memory	to the acc	umulator		
Description	The conte	ents of the	specified of	data mem	ory are co	pied to the
Operation	$ACC \leftarrow [r$	n]				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_				



MOV A,x	Move immed	liate data to	the accumula	tor					
Description	The 8-bit dat	a specified b	y the code is	loaded into	the accu				
Operation	$ACC \leftarrow x$								
Affected flag(s)									
	ТО	PDF C	V Z	AC	С				
	_								
MOV [m],A	Move the ac	cumulator to	data memory						
Description	The contents memories).	The contents of the accumulator are copied to the specified data							
Operation	[m] ←ACC								
Affected flag(s)									
	то	PDF C	V Z	AC	С				
	_			_					
IOP	No operatior	ı							
escription			d. Execution of	continues v	ith the ne				
Operation	$PC \leftarrow PC+1$								
Affected flag(s)									
	ТО	PDF C	V Z	AC	С				
	_								
DR A,[m]	Logical OR a	accumulator	with data mer	norv					
Description	-			-					
20001121011				fied data m	emory (or				
•			R operation. T		emory (or stored in				
		e logical_OF							
Operation	form a bitwis	e logical_OF							
peration	form a bitwis ACC ← ACC	e logical_OF C ″OR″ [m]							
peration	form a bitwis ACC ← ACC	e logical_OF C ″OR″ [m]	R operation. T	he result is	stored in				
Operation ffected flag(s)	form a bitwis ACC ← ACC TO 	e logical_OF C "OR" [m] PDF C	R operation. T	AC	stored in				
Operation Iffected flag(s) <b>DR A,x</b>	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ Data in the a	e logical_OF "OR" [m] PDF C — – mmediate da	R operation. T V Z – √	AC AC Imulator fied data p	c				
Dperation Affected flag(s) DR A,x Description	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ Data in the a	e logical_OF "OR" [m] PDF C  mmediate da accumulator stored in the	R operation. T V Z - $Ita to the accuand the speci$	AC AC Imulator fied data p	c				
Dperation Affected flag(s) <b>DR A,x</b> Description Dperation	form a bitwis ACC ← ACC TO Logical OR i Data in the a The result is	e logical_OF "OR" [m] PDF C  mmediate da accumulator stored in the	R operation. T V Z - $Ita to the accuand the speci$	AC AC Imulator fied data p	c				
Operation Affected flag(s) <b>OR A,x</b> Description Operation	form a bitwis $ACC \leftarrow ACC$ TO Logical OR i Data in the a The result is $ACC \leftarrow ACC$	e logical_OF "OR" [m] PDF C 	R operation. T V Z - $Ita to the accuand the speci$	AC AC Imulator fied data p	c				
Dperation Affected flag(s) <b>DR A,x</b> Description Dperation	form a bitwis $ACC \leftarrow ACC$ TO Logical OR i Data in the a The result is $ACC \leftarrow ACC$	e logical_OF "OR" [m] PDF C 	R operation. T V Z → √ ata to the accu and the species accumulator	AC AC Imulator fied data p	C C erform a				
Operation Iffected flag(s) OR A,x Description Operation Iffected flag(s)	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ $Data in the a$ $The result is$ $ACC \leftarrow ACC$ $TO$ $-$	PDF C mmediate da accumulator stored in the "OR" x PDF C 	R operation. T V Z - $ta to the accuand the speci-accumulatorV$ Z - $$	AC AC Imulator fied data p AC AC	C C erform a				
peration ffected flag(s) <b>R A,x</b> escription peration ffected flag(s) <b>RM A,[m]</b>	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ $Data in the a$ $The result is$ $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR c$	e logical_OF "OR" [m] PDF C mmediate da accumulator stored in the "OR" x PDF C adata memory	R operation. T V Z - $ta to the accuand the speciesaccumulatorV$ Z - $with the accu$	AC	stored in C erform a l C C				
Operation Iffected flag(s) OR A,x Description Operation Iffected flag(s)	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ $Data in the a$ $The result is$ $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR c$ $Data in the$	e logical_OF "OR" [m] PDF C mmediate da accumulator stored in the "OR" x PDF C DF C data memory data memory	R operation. T V Z - $ta to the accuand the speci-accumulatorV$ Z - $$	AC	c C erform a l C C ories) and				
peration ffected flag(s) <b>R A,x</b> escription ffected flag(s) <b>RM A,[m]</b> escription	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ $Data in the a$ $The result is$ $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR c$ $Data in the$	e logical_OF "OR" [m] PDF C 	R operation. T V Z - $ta to the accuand the speciesaccumulatorV$ Z - $with the accuy (one of the$	AC	c C erform a l C C ories) and				
Dperation Affected flag(s) DR A,x Description Operation Affected flag(s) DRM A,[m] Description Dperation	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ $Data in the a$ $The result is$ $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR c$ $Data in the$ bitwise logical	e logical_OF "OR" [m] PDF C 	R operation. T V Z - $ta to the accuand the speciesaccumulatorV$ Z - $with the accuy (one of the$	AC	c C erform a l C C ories) and				
Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation Affected flag(s)	form a bitwis $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR i$ $Data in the a$ $The result is$ $ACC \leftarrow ACC$ $TO$ $-$ $Logical OR c$ $Data in the bitwise logical [m] \leftarrow ACC "$	e logical_OF "OR" [m] PDF C mmediate da accumulator stored in the "OR" x PDF C data memory data memory data memora a_OR opera OR" [m]	R operation. T V Z - $ta to the accuand the speciesaccumulatorV$ Z - $with the accuy (one of the$	AC	c C erform a l C C ories) and				



RET	Return fro	om subrou	tine							
Description	The progr	am count	er is restor	ed from th	ne stack. T	his is a 2-				
Operation	$PC \leftarrow Sta$	ick								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		—				_				
RET A,x	Return an	id place in	nmediate o	lata in the	accumula	tor				
Description	The program counter is restored from the stack and the accumulator fied 8-bit immediate data.									
Operation		$PC \leftarrow Stack$ $ACC \leftarrow x$								
Affected flag(s)	[									
	ТО	PDF	OV	Z	AC	С				
		—				_				
RETI	Return fro	om interru	ot							
Operation	$PC \leftarrow Sta$ EMI $\leftarrow 1$			ster (globa	, .					
Affected flag(s)										
	ТО	PDF	OV	Z	AC	C				
RL [m]	Rotate da	ta memor	y left							
Description	The conte	ents of the	specified d	ata memo	ry are rota	ted 1 bit le				
Operation	[m].(i+1) ∢ [m].0 ← [r		n].i:bit i of t	he data m	emory (i=(	0~6)				
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
					_					
RLA [m]	Rotate da	ta memor	y left and	place resu	It in the ac	cumulator				
Description		•		hory is rota tor. The co						
Operation			[m].i:bit i o	f the data i	memory (i	=0~6)				
	ACC.0 ←	[[11].7								
Affected flag(s)	[		0\/	7	AC					
Affected flag(s)	ACC.0 ←	PDF	OV	Z	AC	С				



RLC [m]	Rotate data memory left through carry	
Description	The contents of the specified data memory and the	carry flag are rotated 1 bit left. Bit 7 re-
·	places the carry bit; the original carry flag is rotate	
Operation	[m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0)	0~6)
	[m].0 ← C C ← [m].7	
Affected flag(s)	$C \leftarrow [iii].t$	
Allected liag(s)	TO PDF OV Z AC	С
		$\checkmark$
RLCA [m]	Rotate left through carry and place result in the ac	
Description	Data in the specified data memory and the carry flac carry bit and the original carry flag is rotated into bi in the accumulator but the contents of the data me	t 0 position. The rotated result is stored
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i:	
	$ACC.0 \leftarrow C$	
	C ← [m].7	
Affected flag(s)		C
	TO PDF OV Z AC	C
RR [m]	Rotate data memory right	
Description	The contents of the specified data memory are rotated	ted 1 bit right with bit 0 rotated to bit 7.
Operation	[m].i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0)	0~6)
	[m].7 ← [m].0	
Affected flag(s)	TO PDF OV Z AC	С
RRA [m]	Rotate right and place result in the accumulator	
Description	Data in the specified data memory is rotated 1 bit is the rotated result in the accumulator. The contents of	
Operation	ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory	(i=0~6)
	ACC.7 ← [m].0	
Affected flag(s)	TO PDF OV Z AC	С
RRC [m]	Rotate data memory right through carry	
Description	The contents of the specified data memory and the right. Bit 0 replaces the carry bit; the original carry	
Operation	[m].i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0	0~6)
	[m].7 ← C C ← [m].0	
Affected flag(s)	o v traho	
	TO PDF OV Z AC	С
	· · · · · · · · · · · · · · · · · · ·	



RRCA [m]	Rotate ric	iht through	o carry and	l nlace res	ult in the a	occumulat				
Description	Data of th the carry	e specified	d data mei original ca	mory and t arry flag is	he carry fla rotated into of the data	ag are rota o the bit 7				
Operation	ACC.i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0									
Affected flag(s)	[									
	ТО	PDF	OV	Z	AC	C				
		_								
BC A,[m]	Subtract	data memo	ory and ca	rry from th	e accumul	ator				
escription			•		ory and the					
peration	$ACC \leftarrow A$	.CC+[m]+0	C							
ffected flag(s)										
	ТО	PDF	OV	Z	AC	C				
		_	$\checkmark$	$\checkmark$	$\checkmark$					
Operation	tracted fro [m] ← AC		cumulator,	leaving the	e result in	the data n				
Affected flag(s)	то	PDF	OV	Z	AC	С				
		_		$\checkmark$	$\checkmark$	$\checkmark$				
DZ [m]	Skip if de	crement d	ata memo	rv is 0						
Description	instruction instruction tion (2 cyo	n is skippe n execution cles). Othe	d. If the re n, is discar erwise proc	sult is 0, th ded and a ceed with t	ry are decr le following dummy cy the next ins	g instructio cle is repla				
Operation Affected flag(s)	Skip if ([m	n]–1)=0, [n	–[m]) → [ו	1)						
(nected hag(s)	ТО	PDF	OV	Z	AC	С				
		_	_							
)ZA [m]	Decreme	nt data me	mory and	place resu	It in ACC,	skip if 0				
Description	instruction unchange execution	n is skippe ed. If the re , is discare	d. The resi sult is 0, th ded and a	ult is stored e following dummy cy	ry are decr d in the acc g instruction cle is repla nstruction	cumulator l n, fetched aced to ge				
Operation	Skip if ([m	n]–1)=0, A	CC ← ([m]	–1)						
ffected flag(s)										
	то	PDF	OV	Z	AC	С				
					1	l				



SET [m]	Set data i	nemory					
Description		•	ified data	memory is	set to 1		
Operation	[m] ← FF		med data	memory is	30110 1.		
Affected flag(s)	[iii] ← FF						
Allected llag(s)	то	PDF	OV	Z	AC	С	
		_					
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data mem	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	_	_	_	_	—	_	
SIZ [m]	•	rement da					
Description			•		2		by 1. If the result is 0, the fol- ecution, is discarded and a
	-			-			les). Otherwise proceed with
	the next i	nstruction	(1 cycle).				
Operation	Skip if ([m	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	_	_	_	_		_	
SIZA [m]				lace resul			
Description			•		•		by 1. If the result is 0, the next ulator. The data memory re-
							fetched during the current in-
							replaced to get the proper
<b>o</b>			,	•	a with the	next instru	iction (1 cycle).
Operation	Skip if ([m	1]+1)=0, A	CC ← ([m]	]+1)			
Affected flag(s)	ТО		OV	7	40	С	
	10	PDF	00	Z	AC	C	
SNZ [m].i	Skip if bit	i of the da	ta memory	y is not 0			
Description	lf bit i of th	e specifie	d data men	nory is not	0, the nex	t instructio	n is skipped. If bit i of the data
			-			-	current instruction execution,
				struction (1	-	the proper	instruction (2 cycles). Other-
Operation	-				cycle).		
	Skip if [m	J.i≠0					
Affected flag(s)	то	PDF	OV	Z	AC	С	
		. 51		-	,		



SUB A,[m]	Subtract	data memi	ory from th	e accumu	lator							
Description	The specified data memory is subtracted from the contents of the accumulator, leaving result in the accumulator.											
Operation	$ACC \leftarrow A$	CC+[m]+1	l									
Affected flag(s)												
	ТО	PDF	OV	Z	AC	С						
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$						
SUBM A,[m]	Subtract	data memo	ory from th	e accumu	lator							
Description	The specified data memory is subtracted from the contents of the accumulator, leavi result in the data memory.											
Operation	$[m] \leftarrow ACC + [m] + 1$											
Affected flag(s)												
	ТО	PDF	OV	Z	AC	С						
		_	$\checkmark$	$\checkmark$	V	$\checkmark$						
SUB A,x	Subtract	mmediate	data from	the accur	nulator							
Description			specified l			cted from						
	tor, leavir	ig the resu	ilt in the ac	cumulator	:							
Operation	$ACC \leftarrow A$	CC+x+1										
Affected flag(s)												
	ТО	PDF	OV	Z	AC	C						
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$						
SWAP [m]	Swap nib	bles withir	n the data r	nemory								
Description		order and I nterchang	nigh-order ed.	nibbles of	the specif	ied data						
Operation	[m].3~[m]	.0 ↔ [m].7	∕~[m].4									
Affected flag(s)												
	ТО	PDF	OV	Z	AC	С						
		_	_		_	—						
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumi	ulator						
Description	The low-c	order and h	igh-order i accumulat	nibbles of	the specifie	ed data m						
Operation		.CC.0 ← [r .CC.4 ← [r	n].7~[m].4 n].3~[m].0									
Affected flag(s)	[											
	ТО	PDF	OV	Z	AC	С						



SZ [m]	Skip if da	ta memory	/ is 0							
Description	the currer	nt instructi	on executi	on, is disc	ory are 0, t carded and proceed w	l a dumm				
Operation	Skip if [m	]=0								
Affected flag(s)	ТО	PDF	OV	Z	AC	С				
SZA [m]	Move dat	a memory	to ACC, s	kip if 0						
Description	The contents of the specified data memory are copied to the accumulator. If the content 0, the following instruction, fetched during the current instruction execution, is disca and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise pro with the next instruction (1 cycle).									
Operation	Skip if [m	]=0								
Affected flag(s)	ТО	PDF	OV	Z	AC	С				
SZ [m].i	Skin if hit	i of the da	ita memor	v is 0						
Description	instruction	n executio	n, is discar	ded and a	he followin dummy cy the next in	cle is repla				
Operation	Skip if [m	].i=0								
Affected flag(s)	ТО	PDF	OV	Z	AC	С				
						_				
TABRDC [m]	Move the	ROM cod	e (current	page) to T	BLH and o	data mem				
Description	The low b	yte of ROI	V code (cu	rrent page	e) addresse gh byte tra	ed by the t				
Operation		M code (I ROM code	ow byte) e (high byte	e)						
Affected flag(s)	TO		01	7						
	T0	PDF	0V	Z	AC	с 				
						_				
TABRDL [m]				,	H and data	-				
Description				,	ddressed b sferred to	5				
Operation		M code (l ROM code	ow byte) e (high byte	e)						
Affected flag(s)	ТО	PDF	OV	Z	AC	С				




XOR A,[m]	Logical X	OR accum	ulator with	i data mer	nory						
Description	Data in the accumulator and the indicated data memory perform a bitwise logical E sive_OR operation and the result is stored in the accumulator.										
Operation	$ACC \leftarrow A$	CC "XOR	" [m]								
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
				$\checkmark$							
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	umulator						
Description			d data me The result			•					
Operation	[m] ← AC	C "XOR"	[m]								
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
				$\checkmark$							
XOR A,x	Logical X	OR immed	liate data t	to the accu	umulator						
Description			ator and th s stored in	•	•						
Operation	$ACC \leftarrow A$	CC "XOR	″ x								
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
	_			$\checkmark$							
	L	1	1	1	1	1					



## **Package Information**


28-pin SOP (300mil) Outline Dimensions





Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	394	_	419
В	290		300
С	14	_	20
C'	697		713
D	92	_	104
E		50	—
F	4	_	—
G	32	_	38
н	4		12
α	0°	_	10°

## 28-pin SSOP (209mil) Outline Dimensions






Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	291	_	323
В	196	_	220
С	9	—	15
C'	396	—	407
D	65	—	73
E		25.59	—
F	4	—	10
G	26	_	34
Н	4		8
α	0°	_	8°



## **Product Tape and Reel Specifications**

## **Reel Dimensions**




## SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



## **Carrier Tape Dimensions**



## SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313

http://www.holtek.com.cn

## Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

#### Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

#### Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.