



CAT5261

Dual Digitally Programmable Potentiometer (DPP™) with 256 Taps and SPI Interface

FEATURES

- Two linear-taper digitally programmable potentiometers
- 256 resistor taps per potentiometer
- End to end resistance 50kΩ or 100kΩ
- Potentiometer control and memory access via SPI interface
- Low wiper resistance, typically 100Ω
- Nonvolatile memory storage for up to four wiper settings for each potentiometer
- Automatic recall of saved wiper settings at power up
- 2.5 to 6.0 volt operation
- Standby current less than 1μA
- 1,000,000 nonvolatile WRITE cycles
- 100 year nonvolatile memory data retention
- 24-lead SOIC and 24-lead TSSOP
- Industrial temperature range

DESCRIPTION


The CAT5261 is two Digitally Programmable Potentiometers (DPPs™) integrated with control logic and 8 bytes of NVRAM memory. Each DPP consists of a series of resistive elements connected between two externally accessible end points. The tap points between each resistive element are connected to the wiper outputs with CMOS switches. A separate 8-bit control register (WCR) independently controls the wiper tap switches for each DPP. Associated with each wiper control register are four 8-bit non-volatile memory data registers (DR) used for storing up to four wiper settings. Writing to the wiper control register or any of the non-volatile data

registers is via a SPI serial bus. On power-up, the contents of the first data register (DR0) for each of the potentiometers is automatically loaded into its respective wiper control register.


The CAT5261 can be used as a potentiometer or as a two terminal, variable resistor. It is intended for circuit level or system level adjustments in a wide variety of applications. It is available in the -40°C to 85°C industrial operating temperature range and offered in a 24-lead SOIC and TSSOP package.

PIN CONFIGURATION

SOIC/TSSOP Package (J, W/U, Y)



FUNCTIONAL DIAGRAM



PIN DESCRIPTION

Pin (SOIC/TSSOP)	Name	Function
1	SO	Serial Data Output
2	A0	Device Address, LSB
3	NC	No Connect
4	NC	No Connect
5	NC	No Connect
6	NC	No Connect
7	VCC	Supply Voltage
8	R _{L0}	Low Reference Terminal for Potentiometer 0
9	R _{H0}	High Reference Terminal for Potentiometer 0
10	R _{w0}	Wiper Terminal for Potentiometer 0
11	\overline{CS}	Chip Select
12	\overline{WP}	Write Protection
13	SI	Serial Input
14	A1	Device Address
15	R _{L1}	Low Reference Terminal for Potentiometer 1
16	R _{H1}	High Reference Terminal for Potentiometer 1
17	R _{w1}	Wiper Terminal for Potentiometer 1
18	GND	Ground
19	NC	No Connect
20	NC	No Connect
21	NC	No Connect
22	NC	No Connect
23	SCK	Bus Serial Clock
24	\overline{HOLD}	Hold

PIN DESCRIPTIONS

SI: Serial Input

SI is the serial data input pin. This pin is used to input all opcodes, byte addresses and data to be written to the CAT5261. Input data is latched on the rising edge of the serial clock.

SO: Serial Output

SO is the serial data output pin. This pin is used to transfer data out of the CAT5261. During a read cycle, data is shifted out on the falling edge of the serial clock.

SCK: Serial Clock

SCK is the serial clock pin. This pin is used to synchronize the communication between the microcontroller and the CAT5261. Opcodes, byte addresses or data present on the SI pin are latched on the rising edge of the SCK. Data on the SO pin is updated on the falling edge of the SCK.

A0, A1: Device Address Inputs

These inputs set the device address when addressing multiple devices. A total of four devices can be addressed on a single bus. A match in the slave address must be made with the address input in order to initiate communication with the CAT5261.

R_H, R_L: Resistor End Points

The R_H and R_L pins are equivalent to the terminal connections on a mechanical potentiometer.

R_w: Wiper

The R_w pins are equivalent to the wiper terminal of a mechanical potentiometer.

\overline{CS} : Chip Select

\overline{CS} is the Chip select pin. \overline{CS} low enables the CAT5261 and \overline{CS} high disables the CAT5261. \overline{CS} high takes the SO output pin to high impedance and forces the devices into a Standby mode (unless an internal write operation is underway). The CAT5261 draws ZERO current in the Standby mode. A high to low transition on \overline{CS} is required prior to any sequence being initiated. A low to high transition on \overline{CS} after a valid write sequence is what initiates an internal write cycle.

\overline{WP} : Write Protect

\overline{WP} is the Write Protect pin. The Write Protect pin will allow normal read/write operations when held high. When \overline{WP} is tied low, all non-volatile write operations to the Data registers are inhibited (change of wiper control register is allowed). \overline{WP} going low while \overline{CS} is still low will interrupt a write to the registers. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation.

\overline{HOLD} : Hold

The \overline{HOLD} pin is used to pause transmission to the CAT5261 while in the middle of a serial sequence without having to re-transmit entire sequence at a later time. To pause, \overline{HOLD} must be brought low while SCK is low. The SO pin is in a high impedance state during the time the part is paused, and transitions on the SI pins will be ignored. To resume communication, \overline{HOLD} is brought high, while SCK is low. (\overline{HOLD} should be held high any time this function is not being used.) \overline{HOLD} may be tied high directly to VCC or tied to VCC through a resistor.

SERIAL BUS PROTOCOL

The CAT5261 supports the SPI bus data transmission protocol. The synchronous Serial Peripheral Interface (SPI) helps the CAT5261 to interface directly with many of today's popular microcontrollers. The CAT5261 contains an 8-bit instruction register. The instruction set and the operation codes are detailed in the instruction set table 3 on page 9.

DEVICE OPERATION

The CAT5261 is two resistor arrays integrated with an SPI serial interface logic, two 8-bit wiper control registers and eight 8-bit, non-volatile memory data registers. Each resistor array contains 255 separate resistive elements connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (R_H and R_L). R_H and R_L are symmetrical and may be interchanged. The tap positions between and at the ends of the series resistors are connected to the output wiper terminals (R_W) by a

CMOS transistor switch. Only one tap point for each potentiometer is connected to its wiper terminal at a time and is determined by the value of the wiper control register. Data can be read or written to the wiper control registers or the non-volatile memory data registers via the SPI bus. Additional instructions allows data to be transferred between the wiper control registers and each respective potentiometer's non-volatile data registers. Also, the device can be instructed to operate in an "increment/decrement" mode.

CMOS transistor switch. Only one tap point for each potentiometer is connected to its wiper terminal at a time and is determined by the value of the wiper control register. Data can be read or written to the wiper control registers or the non-volatile memory data registers via the SPI bus. Additional instructions allows data to be transferred between the wiper control registers and each respective potentiometer's non-volatile data registers. Also, the device can be instructed to operate in an "increment/decrement" mode.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias -55°C to +125°C
 Storage Temperature -65°C to +150°C
 Voltage on any Pin with
 Respect to $V_{SS}^{(1)(2)}$ -2.0V to $+V_{CC} + 2.0V$
 V_{CC} with Respect to Ground -2.0V to +7.0V
 Package Power Dissipation
 Capability ($T_A = 25^\circ C$) 1.0W
 Lead Soldering Temperature (10 secs) 300°C
 Wiper Current $\pm 6mA$

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

Recommended Operating Conditions:		
$V_{CC} = +2.5V$ to $+6.0V$		
Temperature	Min	Max
Industrial	-40°C	85°C

Notes:

- (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is $V_{CC} + 0.5V$, which may overshoot to $V_{CC} + 2.0V$ for periods of less than 20 ns.
- (2) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to $V_{CC} + 1V$.

POTENTIOMETER CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
R_{POT}	Potentiometer Resistance (-00)			100		$k\Omega$
R_{POT}	Potentiometer Resistance (-50)			50		$k\Omega$
	Potentiometer Resistance Tolerance				± 20	%
	R_{POT} Matching				1	%
	Power Rating	25°C, each pot			50	mW
I_W	Wiper Current				± 3	mA
R_W	Wiper Resistance	$I_W = \pm 3mA @ V_{CC} = 3V$		200	300	Ω
R_W	Wiper Resistance	$I_W = \pm 3mA @ V_{CC} = 5V$		100	150	Ω
V_{TERM}	Voltage on any R_H or R_L Pin	$V_{SS} = 0V$	GND		V_{CC}	V
V_N	Noise	(1)				nV/\sqrt{Hz}
	Resolution			0.4		%
	Absolute Linearity (2)	$R_{W(n)(actual)} - R_{(n)(expected)}^{(5)}$			± 1	LSB (4)
	Relative Linearity (3)	$R_{W(n+1)} - [R_{W(n)} + LSB]^{(5)}$			± 0.2	LSB (4)
$TC_{R_{POT}}$	Temperature Coefficient of R_{POT}	(1)		± 300		ppm/°C
TC_{RATIO}	Ratiometric Temp. Coefficient	(1)			20	ppm/°C
$C_H/C_L/C_W$	Potentiometer Capacitances	(1)		10/10/25		pF
fc	Frequency Response	$R_{POT} = 50k\Omega^{(1)}$		0.4		MHz

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
- (3) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
- (4) $LSB = R_{TOT} / 255$ or $(R_H - R_L) / 255$, single pot
- (5) $n = 0, 1, 2, \dots, 255$

D.C. OPERATING CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
I _{CC1}	Power Supply Current	f _{SCK} = 2.5MHz, SO Open V _{CC} = 6 V Inputs = GND			1	mA
I _{CC2}	Power Supply Current Non-Volatile WRITE	f _{sck} = 2.5MHz, SO Open V _{CC} = 6 V, Inputs = GND			5	mA
I _{SB}	Standby Current (V _{CC} = 5.0V)	V _{IN} = GND or V _{CC} ; SO Open			1	μA
I _{LI}	Input Leakage Current	V _{IN} = GND to V _{CC}			10	μA
I _{LO}	Output Leakage Current	V _{OUT} = GND to V _{CC}			10	μA
V _{IL}	Input Low Voltage		-1		V _{CC} x 0.3	V
V _{IH}	Input High Voltage		V _{CC} x 0.7		V _{CC} + 1.0	V
V _{OL1}	Output Low Voltage (V _{CC} = 3.0V)	I _{OL} = 3 mA			0.4	V
V _{OH1}	Output High Voltage	I _{OH} = -1.6mA	V _{CC} -0.8			V

PIN CAPACITANCE (1)

Applicable over recommended operating range from T_A = 25°C, f = 1.0 MHz, V_{CC} = 5.0V (unless otherwise noted).

Symbol	Test Conditions	Min	Typ	Max	Units	Conditions
C _{OUT}	Output Capacitance (SO)			8	pF	V _{OUT} =0V
C _{IN}	Input Capacitance (\overline{CS} , SCK, SI, \overline{WP} , \overline{HOLD} , A0, A1)			6	pF	V _{IN} =0V

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

A.C. CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	Min	Typ	Max	UNITS	Test Conditions
t _{SU}	Data Setup Time	50			ns	C _L = 50pF
t _H	Data Hold Time	50			ns	
t _{WH}	SCK High Time	125			ns	
t _{WL}	SCK Low Time	125			ns	
f _{SCK}	Clock Frequency	DC		3	MHz	
t _{LZ}	$\overline{\text{HOLD}}$ to Output Low Z			50	ns	
t _{RI} ⁽¹⁾	Input Rise Time			2	μs	
t _{FI} ⁽¹⁾	Input Fall Time			2	μs	
t _{HD}	$\overline{\text{HOLD}}$ Setup Time	100			ns	
t _{CD}	$\overline{\text{HOLD}}$ Hold Time	100			ns	
t _v	Output Valid from Clock Low			200	ns	
t _{HO}	Output Hold Time	0			ns	
t _{DIS}	Output Disable Time			250	ns	
t _{HZ}	$\overline{\text{HOLD}}$ to Output High Z			100	ns	
t _{CS}	$\overline{\text{CS}}$ High Time	2			ns	
t _{CSs}	$\overline{\text{CS}}$ Setup Time	250			ns	
t _{CSH}	$\overline{\text{CS}}$ Hold Time	250			ns	

NOTE:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

POWER UP TIMING (1)(2)

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Min	Typ	Max	Units
t _{PUR}	Power-up to Read Operation			1	ms
t _{PUW}	Power-up to Write Operation			1	ms

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) t_{PUR} and t_{PUW} are the delays required from the time VCC is stable until the specified operation can be initiated.

XDCP TIMING

Symbol	Parameter	Min	Max	Units
t _{WRPO}	Wiper Response Time After Power Supply Stable	5	10	μs
t _{WRL}	Wiper Response Time After Instruction Issued	5	10	μs

WRITE CYCLE LIMITS

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Min	Typ	Max	Units
t_{WR}	Write Cycle Time			5	ms

RELIABILITY CHARACTERISTICS


Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Reference Test Method	Min	Typ	Max	Units
$N_{END}^{(1)}$	Endurance	MIL-STD-883, Test Method 1033	1,000,000			Cycles/Byte
$T_{DR}^{(1)}$	Data Retention	MIL-STD-883, Test Method 1008	100			Years
$V_{ZAP}^{(1)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			Volts
$I_{LTH}^{(1)}$	Latch-Up	JEDEC Standard 17	100			mA

Note:


(1) This parameter is tested initially and after a design or process change that affects the parameter.

Figure 1. Synchronous Data Timing



Note: Dashed Line= mode (1, 1)

Figure 2. HOLD Timing



INSTRUCTION AND REGISTER DESCRIPTION

DEVICE TYPE / ADDRESS BYTE

The first byte sent to the CAT5261 from the master/processor is called the Device Address Byte. The most significant four bits of the Device Type address are a device type identifier. These bits for the CAT5261 are fixed at 0101[B] (refer to Table 1).

The two least significant bits in the slave address byte, A1 - A0, are the internal slave address and must match the physical device address which is defined by the state of the A1 - A0 input pins for the CAT5261 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A1 - A0 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS}. The remaining two bits in the device address byte must be set to 0.

INSTRUCTION BYTE

The next byte sent to the CAT5261 contains the instruction and register pointer information. The four most significant bits used provide the instruction opcode I3 - I0. The R1 and R0 bits point to one of the four data registers of each associated potentiometer. The least two significant bits point to one of two Wiper Control Registers. The format is shown in Table 2.

Data Register Selection

Data Register Selected	R1	R0
DR0	0	0
DR1	0	1

Table 1. Identification Byte Format





Table 2. Instruction Byte Format



WIPER CONTROL AND DATA REGISTERS

Wiper Control Register (WCR)

The CAT5261 contains two 8-bit Wiper Control Registers, one for each potentiometer. The Wiper Control Register output is decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written by the host via Write Wiper Control Register instruction; it may be written by transferring the contents of one of four associated Data Registers via the XFR Data Register instruction; it can be modified one step at a time by the Increment/decrement instruction (see Instruction section for more details). Finally, it is loaded with the content of its data register zero (DR0) upon power-up.

The Wiper Control Register is a volatile register that loses its contents when the CAT5261 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down.

Data Registers (DR)

Each potentiometer has four 8-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the

four Data Registers and the associated Wiper Control Register. Any data changes in one of the Data Registers is a non-volatile operation and will take a maximum of 5ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as standard memory locations for system parameters or user preference data.

Write in Process

The contents of the Data Registers are saved to nonvolatile memory when the \overline{CS} input goes HIGH after a write sequence is received. The status of the internal write cycle can be monitored by issuing a Read Status command to read the Write in Process (WIP) bit.

INSTRUCTIONS

Five of the ten instructions are three bytes in length. These instructions are:

- **Read Wiper Control Register** - read the current wiper position of the selected potentiometer in the WCR
- **Write Wiper Control Register** - change current wiper position in the WCR of the selected potentiometer
- **Read Data Register** - read the contents of the selected Data Register

Table 3. Instruction Set

Instruction	Instruction Set							Operation	
	I3	I2	I1	I0	R1	R0	WCR1/ P1		
Read Wiper Control Register	1	0	0	1	0	0	1/0	1/0	Read the contents of the Wiper Control Register pointed to by P1-P0
Write Wiper Control Register	1	0	1	0	0	0	1/0	1/0	Write new value to the Wiper Control Register pointed to by P1-P0
Read Data Register	1	0	1	1	1/0	1/0	1/0	1/0	Read the contents of the Data Register pointed to by P1-P0 and R1-R0
Write Data Register	1	1	0	0	1/0	1/0	1/0	1/0	Write new value to the Data Register pointed to by P1-P0 and R1-R0
XFR Data Register to Wiper Control Register	1	1	0	1	1/0	1/0	1/0	1/0	Transfer the contents of the Data Register pointed to by P1-P0 and R1-R0 to its associated Wiper Control Register
XFR Wiper Control Register to Data Register	1	1	1	0	1/0	1/0	1/0	1/0	Transfer the contents of the Wiper Control Register pointed to by P1-P0 to the Data Register pointed to by R1-R0
Global XFR Data Registers to Wiper Control Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by R1-R0 of all four pots to their respective Wiper Control Registers
Global XFR Wiper Control Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Control Registers to their respective data Registers pointed to by R1-R0 of all four pots
Increment/Decrement Wiper Control Register	0	0	1	0	0	0	1/0	1/0	Enable Increment/decrement of the Control Latch pointed to by P1-P0
Read Status (WIP bit)	0	1	0	1	0	0	0	1	Read WIP bit to check internal write cycle status

Note: 1/0 = data is one or zero

— **Write Data Register** - write a new value to the selected Data Register

— **Read Status** - Read the status of the WIP bit which when set to "1" signifies a write cycle is in progress.

The basic sequence of the three byte instructions is illustrated in Figure 8. These three-byte instructions exchange data between the WCR and one of the Data Registers. The WCR controls the position of the wiper. The response of the wiper to this action will be delayed by t_{WRL} . A transfer from the WCR (current wiper position), to a Data Register is a write to non-volatile memory and takes a minimum of t_{WR} to complete. The transfer can occur between one of the potentiometers and one of its associated registers; or the transfer can occur between both potentiometers and one associated register.

Four instructions require a two-byte sequence to complete, as illustrated in Figure 7. These instructions transfer data between the host/processor and the CAT5261; either between the host and one of the data registers or directly between the host and the Wiper Control Register. These instructions are:

— **XFR Data Register to Wiper Control Register**
This transfers the contents of one specified Data Register to the associated Wiper Control Register.

— **XFR Wiper Control Register to Data Register**
This transfers the contents of the specified Wiper

Control Register to the specified associated Data Register.

— **Global XFR Data Register to Wiper Control Register**
This transfers the contents of all specified Data Registers to the associated Wiper Control Registers.

— **Global XFR Wiper Counter Register to Data Register**
This transfers the contents of all Wiper Control Registers to the specified associated Data Registers.

INCREMENT/DECREMENT COMMAND

The final command is Increment/Decrement (Figure 9 and 10). The Increment/Decrement command is different from the other commands. Once the command is issued the master can clock the selected wiper up and/or down in one segment steps; thereby providing a fine tuning capability to the host. For each SCK clock pulse (t_{HIGH}) while SI is HIGH, the selected wiper will move one resistor segment towards the R_H terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the R_L terminal.

See Instructions format for more detail.

Figure 7. Two-Byte Instruction Sequence




Figure 8. Three-Byte Instruction Sequence





Figure 9. Increment/Decrement Instruction Sequence



INSTRUCTION FORMAT (continued)

Global Transfer Data Register (DR) to Wiper Control Register (WCR)

\overline{CS}	DEVICE ADDRESSES						INSTRUCTION						\overline{CS}			
	0	1	0	1	0	0	A	A	0	0	0	1		R	R	0
							1	0					1	0		

Global Transfer Wiper Control Register (WCR) to Data Register (DR)

\overline{CS}	DEVICE ADDRESSES						INSTRUCTION						\overline{CS}	High Voltage Write Cycle		
	0	1	0	1	0	0	A	A	1	0	0	0			R	R
							1	0					1	0		

Transfer Wiper Control Register (WCR) to Data Register (DR)

\overline{CS}	DEVICE ADDRESSES						INSTRUCTION						\overline{CS}	High Voltage Write Cycle		
	0	1	0	1	0	0	A	A	1	1	1	0			R	R
							1	1					1	0	1	0

Transfer Data Register (DR) to Wiper Control Register (WCR)

\overline{CS}	DEVICE ADDRESSES						INSTRUCTION						\overline{CS}			
	0	1	0	1	0	0	A	A	1	1	0	1		R	R	P
							1	1					1	0	1	0


Increment (I)/Decrement (D) Wiper Control Register (WCR)

\overline{CS}	DEVICE ADDRESSES						INSTRUCTION						DATA				\overline{CS}			
	0	1	0	1	0	0	A	A	0	0	1	0	0	0	P	P		I/D	I/D	
							1	0					1	0			...			

Notes:

(1) Any write or transfer to the Non-volatile Data Registers is followed by a high voltage cycle after a STOP has been issued.




ORDERING INFORMATION



Notes:
 (1) The device used in the above example is a CAT5261JI-50-TE13 (SOIC, Industrial Temperature, 50kohm, Tape & Reel)





PACKAGING INFORMATION

24-LEAD 300 MIL WIDE SOIC (J)



All Dimensions in inches (mm).

PACKAGING INFORMATION CON'T
24 Lead TSSOP (U)



REVISION HISTORY

Date	Rev.	Reason
11/18/2003	A	Initial Issue
5/6/2004	B	Updated wiper resistance from 50Ω to 100Ω Updated Functional Diagram Updated WP Pin Description Updated notes in Absolute Max Ratings Eliminated Commercial temp range in all areas Updated Potentiometer Characteristics table Updated DC Characteristics table Updated Pin Capacitance table Updated AC Characteristics table Added XDCP Timing Table on page 6 Corrected Synchronous Data Timing (Figure 1) drawing

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP™ AE²™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



CATALYST

Catalyst Semiconductor, Inc.
Corporate Headquarters
1250 Borregas Avenue
Sunnyvale, CA 94089
Phone: 408.542.1000
Fax: 408.542.1200
www.catalyst-semiconductor.com

Publication #: 2122
Revision: B
Issue date: 5/6/04