![ST] SGS-THOMSON MICROELECTRONICS

STi5500

SET TOP BOX / DVD BACKEND DECODER WITH INTEGRATED HOST PROCESSOR

SUMMARY

- ■ ENHANCED 32-BIT VL-RISC CPU
  - FAST INTEGER/BIT OPERATION AND VERY HIGH CODE DENSITY
- ■ HIGH PERFORMANCE MEMORY/CACHE SUBSYSTEM
  - 2KBYTES INSTRUCTION CACHE, 2KBYTES SRAM, 2KBYTES DATA CACHE/SRAM
  - 160MBYTES/S BANDWIDTH
- ■ COMBINED VIDEO AND AUDIO DECODER CORE
  - VIDEO DECODER FULLY SUPPORTS MPEG-2 MP@ML
  - MEMORY REDUCTION - PAL MP@ML IN 12MBITS
  - 2 TO 8 BIT PER PIXEL OSD OPTIONS
  - LETTERBOX (16:9) DISPLAY FORMAT
  - HORIZONTAL AND VERTICAL RESIZING FUNCTIONS
  - AUDIO DECODER SUPPORTS LAYERS 1 AND 2 OF MPEG, INTERFACE TO EXTERNAL DOLBY AC-3™ DECODER
- ■ PAL/NTSC ENCODER
  - MACROVISION™ VERSION 7.01/6.1 COMPATIBLE
  - TELETEXT, AND CLOSED CAPTION
  - SIMULTANEOUS OUTPUT OF RGB, CVBS AND COMPONENT VIDEO
- ■ HIGH PERFORMANCE SDRAM MEMORY INTERFACE
  - SUPPORTS 1 OR 2 16MBIT 100MHz SDRAMS
  - ACCESSIBLE BY MPEG DECODER, CPU AND DMAS
  - HIGH BANDWIDTH ACCESS FROM CPU ALLOWS HIGH PERFORMANCE OSD OPERATIONS
- ■ PROGRAMMABLE MEMORY INTERFACE
  - 4 BANKS EACH 8/16 BITS WIDE
  - SUPPORT FOR MIXED MEMORY, PERIPHERALS, DRAM AND POWER PC
- ■ LINK INTERFACE
  - SERIAL INPUT
  - SUPPORTS DSS, DVB, AND DVD BITSTREAMS
  - 32 PIDS SUPPORTED

- DES AND DVB DESCRAMBLERS
- 32 SI/PSI FILTERS OF 16 BYTES
- ■ VECTORED INTERRUPTS - 8 PRIORITIZED LEVELS
- ■ DMA ENGINES/INTERFACES
  - 2 UARTS, 1 I^2C CONTROLLER, 3 PWM OUTPUTS, 3 TIMERS, 3 CAPTURE TIMERS
  - 24 BITS OF PIO SHARED WITH SERIAL INTERFACES
  - OS LINK INTERFACE
  - BLOCK MOVE DMA, 2 MPEG DMAS
  - TELETEXT INTERFACE
- ■ PROFESSIONAL TOOLSET SUPPORT
  - ANSI C COMPILER AND LIBRARIES
  - INQUEST ADVANCED DEBUGGING TOOLS
- ■ NON-INTRUSIVE DEBUG CONTROLLER
 - HARDWARE BREAKPOINTS
  - REAL TIME TRACE
- ■ 208 PIN PQFP PACKAGE

DESCRIPTION

The STi5500 is the first of a new generation of integrated multimedia decoder engines for set top box and DVD applications. It offers a high level of integration by reducing the complete set top box decoding chain from Transport Demux to PAL/NTSC Encoder onto one chip. At the same time it dramatically enhances CPU and Graphics performance, and cuts down total system memory cost.

PQFP208
(Plastic Quad Flat Pack)

ORDER CODE : STi5500

I - PIN DESCRIPTION

I.1 - Pin Connections

STi5500

PQFP208

(Top View)

Left side (pins 1–52):

Pin	Signal
1	V_DD
2	PIO3[7]
3	PIO2[0]
4	GND
5	PIO2[3]
6	PIO2[4]
7	PIO2[5]
8	PIO2[7]
9	PIO1[0]
10	PIO1[2]
11	PIO1[5]
12	PIO1[6]
13	PIO1[7]
14	PIO4[7]
15	PIO0[0]
16	PIO0[3]
17	PIO0[4]
18	V_DD
19	GND
20	PIO0[5]
21	PIO0[6]
22	PIO0[7]
23	IRQ[0]
24	IRQ[1]
25	IRQ[2]
26	BRM0
27	BRM1
28	BRM2
29	NOT_RST
30	SDAV_CLK (PI394_CLK)
31	SDAV_CLK (PI394_DATA)
32	SDAV_DIR (PI394_CLK)
33	OSC_IN
34	V_DD
35	GND
36	F_DATA
37	F_B_BCLK
38	F_P_CLK
39	F_ERR
40	NRSS_CLK
41	NRSS_OUT
42	NRSS_IN
43	PCM_CLKOUT (A_C_STB)
44	PCM_DATA (A_C_DATA)
45	PCM_CLKIN
46	LRCLK (A_WORD_CLK)
47	A_C_REQ
48	A_PTS_STB
49	V_DD
50	GND
51	NOTHSYNC
52	ODD_OR_EVEN

Top side (pins 208–157):

Pin	Signal
208	V_DD
207	PIO3[6]
206	PIO3[5]
205	PIO3[4]
204	PIO3[3]
203	PIO3[2]
202	PIO3[1]
201	PIO3[0]
200	GND
199	PIO1[4]
198	PIO1[3]
197	PIO4[6]
196	PIO4[5]
195	PIO4[4]
194	PIO4[3]
193	PIO4[2]
192	PIO4[1]
191	PIO4[0]
190	NOT_TRST
189	TDO
188	TCK
187	TMS
186	TDI
185	GND
184	V_DD
183	ADR[21]
182	ADR[20]
181	ADR[19]
180	ADR[18]
179	ADR[17]
178	ADR[16]
177	ADR[15]
176	ADR[14]
175	ADR[13]
174	ADR[12]
173	ADR[11]
172	GND
171	V_DD
170	ADR[10]
169	ADR[9]
168	ADR[8]
167	ADR[7]
166	ADR[6]
165	ADR[5]
164	ADR[4]
163	ADR[3]
162	ADR[2]
161	ADR[1]
160	GND
159	V_DD
158	DATA[15]
157	DATA[14]

Right side (pins 156–105):

Pin	Signal
156	DATA[13]
155	DATA[12]
154	DATA[11]
153	DATA[10]
152	DATA[9]
151	DATA[8]
150	GND
149	V_DD
148	DATA[7]
147	DATA[6]
146	DATA[5]
145	DATA[4]
144	DATA[3]
143	DATA[2]
142	DATA[1]
141	DATA[0]
140	GND
139	V_DD
138	N_PPC_MOD
137	CPU_CLK (PPC_CLK)
136	READY
135	NOT_CSDXX
134	DMAXFER
133	READnotWRITE
132	NOT_CAS1
131	GND
130	V_DD
129	NOT_CAS0
128	NOT_RAS1
127	NOT_RAS0
126	NOT_CE3
125	NOT_CE2
124	NOT_CE1
123	NOT_OE
122	NOT_WE1
121	NOT_WE0
120	GND
119	V_DD
118	PIXCLK_27MHz
117	OSD_ACTIVE
116	AUXCLK
115	DQ[15]
114	DQ[14]
113	DQ[13]
112	DQ[12]
111	GND
110	V_DD
109	DQ[11]
108	DQ[10]
107	DQ[9]
106	DQ[8]
105	DQMU

Bottom side (pins 53–104):

Pin	Signal
53	VDDA_0
54	VSSA_0
55	B_OUT
56	G_OUT
57	R_OUT
58	V_REF_DAC_RG
59	I_REF_DAC_RG
60	VDDA_1
61	Y_OUT
62	VSSA_1
63	C_OUT
64	CV_OUT
65	V_REF_DAC_YC
66	I_REF_DAC_YC
67	V_DD
68	GND
69	AD[4]
70	AD[5]
71	AD[6]
72	AD[7]
73	AD[8]
74	AD[9]
75	V_DD
76	MEMCLKOUT
77	GND
78	AD[0]
79	AD[1]
80	AD[2]
81	AD[3]
82	AD[10]
83	AD[11]
84	NOT_SDCS0[1]
85	NOT_SDCS[1]
86	V_DD
87	GND
88	NOT_SDRAS
89	NOT_SDCAS
90	NOT_SDWE
91	DQML
92	DQ[0]
93	DQ[1]
94	DQ[2]
95	V_DD
96	GND
97	DQ[3]
98	DQ[4]
99	DQ[5]
100	DQ[6]
101	DQ[7]
102	V_DD
103	GND
104	MEMCLKIN

55OO-01.EPS

SGS-THOMSON MICROELECTRONICS

II - PIN DESCRIPTION (continued)

I.2 - Pin List

Pin	Name	Type	Function
SUPPLIES			
1, 18, 34, 49, 67, 75, 86, 95, 102, 110, 119, 130, 139, 149, 159, 171, 184, 208	V_{DD}		Power Supply
4, 19, 35, 50, 68, 77, 87, 96, 103, 111, 120, 131, 140, 150, 160, 172, 185, 200	GND		Ground
53, 60	VDDA		Analog Power Supply for DENC
54, 61	VSSA		Analog Ground for DENC
VIDEO OUTPUT INTERFACE			
57	R_OUT	O	Red Output
56	G_OUT	O	Green Output
55	B_OUT	O	Blue Output
63	C_OUT	O	Chroma Output
64	CV_OUT	O	Composite Video Output
62	Y_OUT	O	Luma Output
59	I_REF_DAC_RGB	I	DAC Current Reference
66	I_REF_DAC_YCC	I	DAC Current Reference
58	V_REF_DAC_RGB	I	DAC Voltage Reference
65	V_REF_DAC_YCC	I	DAC Voltage Reference
117	OSD_ACTIVE	I/O	OSD Active
118	PIXCLK_27MHz	I	System Clock Input
51	NOTHSYNC	I/O	Horizontal Sync
52	ODD_OR_EVEN	I/O	Vertical Sync
AC-3/MPEG1-2 AUDIO OUTPUT INTERFACE			
43	PCM_CLKOUT / A_C_STB	O	(PCM Clock Out) or AC3 Data Strobe Data Out
44	PCM_DATA / A_C_DATA	O	PCM Data Out or AC3
45	PCM_CLKIN	I/O	PCM CLock In From VCXO
46	LRCLK / A-WORD_CLK	O	Left/Right Clock or AC3 Word Clock
47	A_C_REQ	I	AC3 Data Request
48	A_PTS_STB	I	AC3 Audio PTS Strobe
EXTERNAL INTERRUPTS			
23, 25, 24	IRQ0-2	I	External Interrupts
PROGRAMMABLE I/O			
15, 16, 17, 20, 21, 22	PIO-0 [0, 3-7]	I/O	General Purpose IO
9, 10, 198, 199, 11, 12, 13	PIO-1 [0, 2-7]	I/O	General Purpose IO
3, 5, 6, 7, 8	PIO-2 [0, 3-5,7]	I/O	General Purpose IO
201-207, 2	PIO-3 [0-7]	I/O	General Purpose IO
191-197, 14	PIO-4 [0-7]	I/O	General Purpose IO
JTAG INTERFACE			
188	TCK	I	Test Clock
186	TDI	I	Test Data Input
189	TDO	O	Test Data Input
187	TMS	I	Test Mode Select
190	NOT_TRST	I	Test Reset
SYSTEM USE			
28	BRM2	O	Modem Voltage Control
27	BRM1_OR_BOOTFROMROM	O/I	VCXO Control Audio BRM or Bootfromrom During Reset
26	BRM0_OR_OSLINK_SEL	O/I	VCXO Control Video BRM or Configure Oslink Pins
29	NOT_RST	I	Reset
116	AUXCLK	O	Auxilary Clock for Any Purpose

II - PIN DESCRIPTION (continued)

II.2 - Pin List (continued)

Pin	Name	Type	Function
SDRAM INTERFACE			
78-81, 69, 70, 71, 72, 73, 74, 82, 83	AD[0:11]	O	SDRAM Address Bus
92, 93, 94, 97, 98, 99, 100, 101, 106, 107, 108, 109, 112-115	DQ[0:15]	I/O	SDRAM Data (Lower Byte)
84, 85	NOT_SDCS0-1	O	SDRAM Chip Selects
89	NOT_SDCAS	O	SDRAM CAS
88	NOT_SDRAS	O	SDRAM RAS
90	NOT_SDWE	O	SDRAM Write Enable
104	MEMCLKIN	I	SDRAM Memory Clock Input
76	MEMCLKOUT	O	SDRAM Memory Clock Output
91	DQML	O	DQ Mask Enable (Lower)
105	DQMU	O	DQ Mask Enable (Upper)
ROM AND EXTERNAL MICROPROCESSOR			
161-170, 173-183	ADR[1:21]	I/O	External Memory Address Bus
141-148, 151-158	DATA[0:15]	I/O	External Memory Data Bus
128	NOT_RAS1_OR_HOLDREQ	O	DRAM RAS or Bus Request to External Micro
136	READY	O	Hold off External Micro
133	READNOTWRITE_OR_DMAACK	I/O	DRAM R/W Strobe or DMA Acknowledge from External Micro
121, 122	NOT_WE[0:1]	I/O	Write Enable of SRAM
129	NOT_CAS0_OR_HOLDACK	O/I	DRAM CAS or Bus Grant from External Micro
132	NOT_CAS1_OR_NOT_DMAREQ	O	DRAM CAS or DMA Request (Ready) to External Micro
124-126	NOT_CE[1:3]	O	Chip Select for Banks 1 - 3
135	NOT_CS	I	Chip Select to Access SDRAM
137	PPC_CLK	I	Power PC System Clock
127	NOT_RAS0_OR_NOT_CE4	O	DRAM RAS or Chip Select for Bank 0
134	DMAXFER	I	DMA Transfer Control from External Micro
138	NOT_PPC_MODE	I	Presence of Power PC
123	NOT_OE	I/O	Output Enable of RAM / ROM
SDAV INERFACE			
30	SDAV_CLK	I/O	Data Strobe / CLK
31	SDAV_DATA	I/O	Data Line
32	SDAV_DIR	O	Direction for Transmit Truefer Transmit, Pulse for Receive
33	OSC_IN	I/O	49.152MHz Crystal Input
NRSS INTERFACE			
40	NRSS_CLK	O	NRSS Serial Clock
42	NRSS_IN	I	NRSS Serial Data Input
41	NRSS_OUT	O	NRSS Serial Data Output
P1394 INTERFACE			
30	P1394_CLK	I/O	Data Strobe / CLK
31	P1394_DATA	I/O	Data Line
32	P1394_P_CLK	I/O	Packet Clock

SGS-THOMSON MICROELECTRONICS

II - BLOCK DIAGRAM

Figure 1 : General Block Diagram

SGS-THOMSON
MICROELECTRONICS

III - INTERNAL CIRCUIT DESCRIPTION

A general block diagram for the STi5500 is shown is Figure 1.

The performance offered by the ST20 32-bit micro-core allows the following operations to be performed in software :

1 Device drivers for Video, Audio and Sub-picture Decoders
2 Audio/Video/Subpicture synchronisation
3 System management functions
4 Electronic program guide
5 Conditional access module

The use of a 32-bit CPU enables advanced graphics routines to be employed for on-screen display functions, allowing fast turnaround system upgrades.

III.1 - The ST20 32-bit CPU

The ST20 micro-core family has been developed by SGS-THOMSON Microelectronics to provide the tools and building blocks to enable the development of highly integrated application-specific 32-bit devices at the lowest cost and fastest time to market.

The ST20 macrocell library includes the ST20Cx family of 32-bit VL-RISC (variable length reduced instruction set computer) micro-cores, embedded memories, standard peripherals, I/O, controllers and ASICs.

The STi5500 uses the ST20 macrocell library to provide all of the dedicated hardware modules required in a set top box or DVD system.
These include :

- High performance internal SRAM and cache subsystem,
- I^2C interfaces to other devices in the set top box,
- UART serial I/O interface to modem and auxiliary ports,
- Interrupt controller for internal and external interrupts,
- DMA to MPEG audio and video device(s),
- External memory interface supporting DRAM, EPROM and peripherals,
- PWM/timer module for control of system clock VCXOs,
- Programmable I/O pins,
- Smart card interfaces.

III.2 - MPEG-2 Video/Audio Decoder

The video decoder implemented in the STi5500 uses a patented memory reduction/bandwidth reduction scheme to offer the user the best bandwidth/memory size compromise.

The algorithm is lossless and uses "on-the-fly" decoding to reduce the memory requirements to 2 frame buffers in memory size reduction mode. When used in bandwidth reduction mode the memory usage is the normal three buffers but the bandwidth required by the decoder is significantly reduced over a classical implementation.

In summary the features of this decoder core are :
- Video decoder fully supports MPEG-2 Main Profile/Main Level (MP@ML),
- Memory reduction architecture allows sharing of single 16MBit SDRAM between MPEG decoding, micro and transport functions - memory expandable to 32Mbits of SDRAM,
- Letterbox filter,
- Horizontal and vertical image re-sizing,
- 2 to 8 bit OSD (6-bit luma resolution, 4-bit chroma resolution),
- Accepts MPEG-2 Program Streams, PES and MPEG-1 system streams,
- Automatic error concealment.

The output from the video decoder is fed directly to a PAL/NTSC encoder unit generating simultaneously a composite video signal, component Y/C and RGB for each of the two standards.

The signals can be optionally encoded following the Macrovision™ 7.01/6.1 specification if the user has a licence to use the technology. The digital encoder cell is also capable of encoding into the composite signal teletext and closed caption information.

The audio decoder performs MPEG levels 1 and II decoding and is functionally equivalent to the STi3520A audio decoder. The STi5500 has a dedicated interface to an external Dolby AC3 decoder whilst allowing audio buffering to be performed in the 16 Mbit SDRAM.

III.3 - High Quality Graphics

The graphics performance of the STi5500 supports the new requirements for intelligent program guides and interactive applications.

The display interface supports up to 256 colours for each OSD region and a transparency feature allows mixing of video with the OSD. Fast access graphics and many other additional features are available and are supported by a graphics library.

Excellent system performance is obtained by closely coupling the high performance RISC processor and cache with the MPEG audio/video core and display memory.

Low latency RISC access and DMA engines allow rapid construction of bit maps. DVD graphics are also supported by an integrated sub picture decoder. Pan and scan and letterbox output are provided for 16:9 applications.

III - INTERNAL CIRCUIT DESCRIPTION (continued)

III.4 - External Memory

The STi5500 has been designed to minimize system costs. The external memory interface contains a zero glue logic DRAM controller and a low-cost 16-bit EPROM interface.

The STi5500 applies a unique memory architecture which consolidates the system, on-screen display, audio and video memory into a single memory chip. Moreover, a patented memory management algorithm allows the STi5500 to decode an MPEG2 MP @ ML bitstream with CCIR601 NTSC pictures in only 10.5 Mbits and with CCIR601 PAL pictures in only 12MBits, with absolutely no impact on the picture quality.

If 16MBits SDRAM is attached to the STi5500, then 4 Mbits or more are free for other purposes such as full screen high resolution graphics and processor use. A second optional 16Mbit SDRAM can also be added for applications which require more graphics features such as full screen still image display or processor memory.

The STi5500 also has a generic processor interface allowing DMA access to the SDRAM memory by an external processor.

The SDRAM memory interface directly supports 100MHz SDRAMs providing the very high bandwidths to support MPEG decoding and display, OSD drawing and display, and general system use. Furthermore, the ST20 VL-RISC micro-core has the highest code density of any 32-bit CPU, leading to the lowest cost program ROM.

III.5 - STi5500 Functional Description
III.5.1 - STi5500 Functional Modules

Figure 1 shows the subsystem modules that comprise the STi5500. These modules are outlined below and more detailed information is given in the following chapters of this datasheet.

III.5.2 - CPU

The Central Processing Unit (CPU) on the STi5500 is the ST20-C2 32-bit processor core. It contains instruction processing logic, instruction and data pointers and an operand register. It directly accesses the high speed on-chip SRAM memory, which can store data or programs, and uses the Caches to reduce access time to off chip program

and data memory. The processor can access memory via the general purpose External Memory Interface (EMI) or via the SDRAM EMI which is shared with the MPEG decoder.

III.5.3 - Memory Subsystem

The STi5500 on-chip SRAM memory system provides 160Mbytes/s internal data bandwidth, supporting pipelined 2-cycle internal memory access at 25 ns cycle times. The STi5500 memory system consists of 2 Kbytes of SRAM, 2Kbytes of instruction cache, a 2Kbyte data cache that can be programmed to be SRAM, and an external memory interface (EMI).

The STi5500 product has 2 Kbytes of on-chip SRAM. The advantage of this is the ability to store time critical code on chip, for instance interrupt routines, software kernels or device drivers, and even frequently used data without these being flushed from the caches.

The instruction and data caches are direct mapped with a write-back system for the data cache and support burst accesses to the external memories for refill and write-back which are effective for increasing performance with page-mode and SDRAM memories.

The STi5500 EMI controls access to the external memory and peripherals while the SDRAM EMI provides access to the SDRAM buffer for the MPEG decoders, ST20 and DMA peripherals.

The STi5500 EMI can access a 16 Mbyte (or greater if DRAM is used) physical address space in each of the four general purpose memory banks, and provides sustained transfer rates of up to 80Mbytes/s.

Peripherals that support an asynchronous data acknowledge are supported as is an external PowerPC which can share the bus with the STi5500 and access the SDRAM buffer through the device.

High memory bandwidths up to 200Mbytes/s can be supported by the SDRAM EMI (see Figure 2).

The STi5500 internal memory interconnect provides buffering and arbitration of memory access requests to sustain very high throughput of memory accesses.

Figure 1 STi5500 architectural block diagram.

III - INTERNAL CIRCUIT DESCRIPTION (continued)

Figure 2 : STi5500 Top-Level Architecture

III.5.4 - System services module

The STi5500 system services module includes :
- phase locked loop (PLL) - accepts 27MHz input and generates all the internal high frequency clocks needed for the CPU and the OS-Link.
- Test access port - JTAG compatible,
- Diagnostics controller accessed via the JTAG port providing :
- Bootstrapping during development,
- Hardware breakpoint and watchpoint,
- Real time trace,
- External LSA triggering support.

III.5.5 - Serial Communications

To facilitate the connection of this system the front end device and other peripherals, two UARTs (ASCs) are included in the device. The UARTs provide an asynchronous serial interface. The UART can be programmed to support a range of baud rates and data formats, for example, data size, stop bits and parity. Two synchronous serial communications (SSC) interfaces are provided on the device. These can be used for a remote control device for example via an I2C or SPI bus.

III.5.6 - Interrupt Subsystem

The STi5500 interrupt subsystem supports eight prioritized interrupt levels. Four external interrupt pins are provided. Level assignment logic allows any of the internal or external interrupts to be assigned and, if necessary, share any interrupt level.

III.5.7 - Link Interface

The link interface is an integrated transport stream processor which accepts either DSS or DVB streams on a serial interface with a front-end device. The interface performs the demultiplexing operations with no interaction from the ST20. In summary the features of the interface are :
- Framing of transport packets (SYNC byte detection),
- PID filtering of up to 32 PIDs,
- Descrambling to DVB/DES standard - transport or PES level (DVB),
- Adaptation field parsing - detection and time stamping. System time clock adjustment handled by software.
- Section filtering - 32 filters,
- Demultiplexing of transport stream by PID,
- DMA and buffering of streams in memory with communication to CPU of buffer state,
- DMA of two of the streams to the audio and video MPEG decoder compressed data FIFOs.

In addition to these transport device functions the interface can copy the entire transport stream or selected PIDs from the transport stream through an SDAV (high speed bi-directional serial bus) interface.

Communication with the ST20 is made via interrupts and a shared memory space. The ST20 can place filter values, DMA destinations and descrambling keys, for example, in the shared memory to be picked up later during demultiplexing/descrambling operations.

III - INTERNAL CIRCUIT DESCRIPTION (continued)

III.5.8 - PWM and Counter Module

This unit includes three separate pulse width modulator (PWM) generators using a shared counter, and three timer compare and capture channels sharing a second counter.

The counters can be clocked from a pre-scaled internal clock or from a pre-scaled external clock via the capture clock input and the event on which the timer value is captured is also programmable.

The PWM counters are 8-bit with 8-bit registers to set the output high time. The capture/compare counter and the compare and capture registers are 32-bit.

III.5.9 - Parallel Programmable IO Module

Forty bits of parallel IO are provided. Each bit is programmable as an output or an input. The output can be configured as a totem pole or open drain driver. Input compare logic is provided which can generate an interrupt on any change on any input bit.

Many pins of the STi5500 device are multi-function and can either be configured as PIO or connected to an internal peripheral signal.

III.5.10 - MPEG Video Decoder

The video decoder is a real-time video compression processor supporting the MPEG-1 and MPEG-2 standards at video rates up to 720 x 480 x 60 Hz and 720 x 576 x 50 Hz. Picture format conversion for display is performed by vertical and horizontal filters. User-defined bitmaps may be superimposed on the display picture through use of the on-screen display function.

III.5.11 - PAL/NTSC encoder

The digital encoder which is integrated in the STi5500 produces, from a multiplexed 4:2:2 YUV stream simultainious RGB,CVBS and component outputs on two triple DACs. The encoder can also perform cloased-caption, CGMS or teletext encoding and allows MacrovisionTM 7.01/6.1 copy protection.

III.5.12 - MPEG-1 Audio Decoder

The audio decoder is a fully compliant MPEG-1 decoder (Layers 1 & 2)

III.6 - STi 5500 Internal Architecture and Dataflow

Reference is made to the STi5500 internal architecture block diagram, figure 2 in this section.

The intention of the OMEGA architecture is to allow as much flexibility as possible for a user to design a memory system and arrange data in a manner which best fits the system needs. There are two main memory systems.

One dedicated to the ST20 called the ST20 EMI, this interface can support directly SRAM, DRAM, ROM and FLASH and a second interface which is used by the MPEG decoders (audio and video) and supports only SDRAM. An important architectural feature of the device is that the SDRAM memory can be viewed by the ST20 as an extension of it's own memory system. The ST20 memory arbitor can make requests into the SDRAM arbitor which are treated as the highest priority. A mechanism is implemented to ensure that the microprocessor cannot block out completely the MPEG decoder form the SDRAM.

The STi 5500 device is divided into essentially two main parts. The CPU system and peripherals and the MPEG video/audio decoder system. The whole system is built around four interconnected arbitors.
- The CPU arbitor,
- The Comunications (DMA) arbitor),
- The ST20 arbitor,
- The SDRAM arbitor.

Starting at the lowest level the CPU arbitor schedules outgoing requests to the memory system coming from the cache refil controller with the incoming requests from the ST20 arbitor to the internal SRAM.

The communications arbitor schedules all the requests for access to the ST20 arbitor and consequently the memory system coming from the DMA engines. The CPU and the communications arbitors consequently make requests into the the ST20 arbitor and are scheduled along with the requests from the front-end interface in the following priority :
- Link Interface - Highest priority,
- CPU arbitor - round robin with communications arbitor,
- Communications arbitor - round robin with CPU arbitor,

There are four possible destinations for these three requestors :
- Shared Memory Interface (SDRAM),
- Compressed data port,
- Register port (for audio, video and DENC blocks),
- ST20 external memory interface.

The ST20 arbitor works like a bus in that only one access can be on-going at any one time, however a split-transaction scheme allows tasks to be queued at the receivers and allows the requesters to have multiple outstanding requests.

This means a transaction does not have to be complete for another transaction to take place over the arbitor. Hence, slow interfaces or transactions do not slow down the internal communications.

III - INTERNAL CIRCUIT DESCRIPTION (continued)

The ST20 arbitor can make two types of requests into SDRAM, a single word access (32-bits) or a burst access of 4 x 32-bit words. The following table summerizes the different types of accesses by source and destination (see Table 1).

Data is moved around the device using a number of general purpose DMA engines which are kicked off by the CPU at a certain address and are then autonomous. In a typical application data will arrive via the front-end interface (a transport stream in a set-top application or a program / sector stream in a DVD application (see Table 1).

The link interface has a built in programmable DMA multichannel engine which can be used to direct the data to any memory or memory mapped peripheral. In the case of a set-top application a DMA destination can be defined for each pid so for audio/video (PES) data this destination would be the compressed data FIFOs which are mapped into the ST20 memory system at specific addresses.

For program specific information (EPG etc) this data my be sent to an external buffer in SDRAM or a memory on the external ST20 EMI.

In a DVD system the incoming sector stream data would be sent, using the DMA in the front end interface to a track buffer which could be either in external DRAM off the ST20 EMI or in shared SDRAM. This is automatic and needs no CPU intervention appart from an initial configuration. The track buffer is then parsed in software and two general purpose DMAs can be used to transfer blocks of data from the track buffer to the compressed data FIFOs to be decoded. In a set-top box application a transport stream can be split by pid into many component streams.

The video/audio streams would be directly sent to the CD fifos using a non-incremental DMA transfer. Other streams such as EPG data can be stored as a circular buffer in another memory space using an incremental DMA.

Table 1

Source	SMI/SDRAM	ST20 EMI	Internal SRAM	Compressed Data/Reg. Port
CPU	Single Word	Single Word	Single Word	Single Word
Caches	Burst	Burst	Single Word	n/a
Link Interface	Burst/Single	Burst/Single	Single	Single
DMA Engines	Single	Single	Single	Single
Video Decoder	Large Bursts	n/a	n/a	n/a
Audio Decoder	Large Bursts	n/a	n/a	n/a

SGS-THOMSON
MICROELECTRONICS

IV - PACKAGE MECHANICAL DATA : 208 PINS - PLASTIC QUAD FLAT PACK

Dimensions						
Ref.	**Millimeters**			**Inches**		
	Min.	**Typ.**	**Max.**	**Min.**	**Typ.**	**Max.**
A			4.10			0.0161
A1	0.25			0.010		
A2	3.20	3.40	3.60	0.126	0.134	0.142
B	0.17		0.27	0.007		0.011
C	0.09		0.20	0.004		0.008
D		30.60			1.205	
D1		28.00			1.102	
D3		25.50			1.004	
e		0.50			0.020	
E		30.60			1.205	
E1		28.00			1.102	
E3		25.50			1.004	
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.30			0.051	
K	0° (Min.), 7° (Max.)					

Note : Exact shape of each corner is optional.

SGS-THOMSON
MICROELECTRONICS