

INTEGRATED CIRCUITS







74F112

FEATURE

Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop, feature individual J, K, Clock (\overline{CPn}), Set (\overline{SD}) and Reset (\overline{RD}) inputs, true (Qn) and complementary (\overline{Qn}) outputs.

The \overline{SD} and \overline{RD} inputs, when Low, set or reset the outputs as shown in the Function Table, regardless of the level at the other inputs.

A High level on the clock (\overline{CPn}) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CPn} is High and flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the \overline{CPn} .

PIN CONFIGURATION CP0 1 16 V_{CC} K0 2 15 RD0 14 RD1 J0 3 SD0 4 13 CP1 Q0 5 12 K1 Q0 6 11 J1 10 SD1 Q1 7 GND 8 9 Q1 SF00103

| TYPE | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|---------------------------|--------------------------------|
| 74F112 | 100MHz | 15mA |

ORDERING INFORMATION

| | (| DRDER CODE | |
|--------------------|----------------------------------------------------------------------------------|------------------------------------------------------------------------|-----------|
| DESCRIPTION | COMMERCIAL RANGE V _{CC} = 5V \pm 10%, T _{amb} = 0°C to +70°C | INDUSTRIAL RANGE V_{CC} = 5V ±10%, T _{amb} = -40°C to +85°C | PKG DWG # |
| 16-pin plastic DIP | N74F112N | I74F112N | SOT38-4 |
| 16-pin plastic SO | N74F112D | I74F112D | SOT109-1 |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS | DESCRIPTION | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|--------------------------------|-----------------------------------------|---------------------|---------------------|
| J0, J1 | J inputs | nputs 1.0/1.0 | |
| K0, K1 | K inputs | 1.0/1.0 | 20µA/0.6mA |
| <u>S</u> D0, <u>S</u> D1 | Set inputs (active Low) | 1.0/5.0 | 20µA/3.0mA |
| RD0, RD1 | Reset inputs (active Low) | 1.0/5.0 | 20µA/3.0mA |
| <u>CP</u> 0, <u>CP</u> 1 | Clock Pulse input (active falling edge) | 1.0/4.0 | 20µA/2.4mA |
| Q0, <u>Q</u> 0; Q1, <u>Q</u> 1 | Data outputs | 50/33 | 1.0mA/20mA |


NOTE:

One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.


74F112

LOGIC SYMBOL





LOGIC DIAGRAM



FUNCTION TABLE

| | | INPUTS | | | OUT | PUTS | OPERATING MODE |
|----|----|--------------|---|---|-----|------|--------------------|
| SD | RD | СР | J | К | Q | Q | OF ERATING MODE |
| L | Н | Х | Х | Х | Н | L | Asynchronous Set |
| н | L | Х | Х | Х | L | н | Asynchronous Reset |
| L | L | Х | Х | Х | H* | H* | Undetermined * |
| Н | Н | \downarrow | h | h | q | q | Toggle |
| Н | Н | \downarrow | I | h | L | Н | Load "0" (Reset) |
| Н | Н | \downarrow | h | I | Н | L | Load "1" (Set) |
| Н | Н | \downarrow | I | I | q | q | Hold "no change" |
| Н | Н | Н | Х | Х | Q | Q | Hold "no change" |

H = High voltage level

h = High voltage level one setup time prior to High-to-Low clock transition

L = Low voltage level

I = Low voltage level one setup time prior to High-to-Low clock transition

q = Lower case letters indicate the state of the reference output prior to the High-to-Low clock transition

X = Don't care

 \downarrow = High-to-Low clock transition

* = Both outputs will be High while both SD and RD are Low, but the output states are unpredictable if SD and RD go High simultaneously.

74F112

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | | RATING | UNIT |
|------------------|------------------------------------------------|------------------|------------------|------|
| V _{CC} | Supply voltage | | -0.5 to +7.0 | V |
| V _{IN} | Input voltage | | -0.5 to +7.0 | V |
| I _{IN} | Input current | | -30 to +5 | mA |
| V _{OUT} | Voltage applied to output in High output state | | –0.5 to V_{CC} | V |
| I _{OUT} | Current applied to output in Low output state | | 40 | mA |
| - | | Commercial range | 0 to +70 | °C |
| T _{amb} | Operating free-air temperature range | Industrial range | -40 to +85 | °C |
| T _{stg} | Storage temperature range | -65 to +150 | °C | |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | | | LIMITS | | UNIT |
|------------------|--------------------------------------|------------------|-----|--------|-----|------|
| STWIDOL | PARAMETER | | MIN | NOM | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.0 | 5.5 | V | |
| V _{IH} | High-level input voltage | 2.0 | | | V | |
| V _{IL} | Low-level input voltage | | | | 0.8 | V |
| I _{IK} | Input clamp current | | | | -18 | mA |
| I _{OH} | High-level output current | | | | -1 | mA |
| I _{OL} | Low-level output current | | | | 20 | mA |
| | | Commercial range | 0 | | +70 | °C |
| T _{amb} | Operating free-air temperature range | Industrial range | -40 | | +85 | °C |

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| CYMDOL | DADAMETER | | | 20101 | | LIMITS | | | |
|-------------------------------------------|-------------------------------------------|-----------|--------------------------------|------------------------------|-----|--------|------|----|--|
| SYMBOL | PARAMETER | | TEST CONDITIO | TEST CONDITIONS ¹ | | | MAX | | |
| M | | | $V_{CC} = MIN, V_{IL} = MAX$ | ±10%V _{CC} | 2.5 | | | V | |
| V _{OH} High-level output voltage | | | $V_{IH} = MIN, I_{OH} = MAX$ | ±5%V _{CC} | 2.7 | 3.4 | | V | |
| M | Low-level output voltage | | $V_{CC} = MIN, V_{IL} = MAX$ | ±10%V _{CC} | | 0.35 | 0.50 | V | |
| V _{OL} | | | $V_{IH} = MIN, I_{OL} = MAX$ | ±5%V _{CC} | | 0.35 | 0.50 | v | |
| V _{IK} | Input clamp voltage | | $V_{CC} = MIN, \ I_I = I_{IK}$ | | | -0.73 | -1.2 | V | |
| lj – | Input current at maximum inpu | t voltage | $V_{CC} = MAX, V_I = 7.0V$ | | | | 100 | μΑ | |
| I _{IH} | High-level input current | | $V_{CC} = MAX, V_I = 2.7V$ | | | | 20 | μΑ | |
| | | Jn, Kn | | | | | -0.6 | mA | |
| IIL | Low-level input current | CPn | $V_{CC} = MAX, V_I = 0.5V$ | | | | -2.4 | mA | |
| | SDn, RDn | |] | | | | -3.0 | mA | |
| I _{OS} | Short-circuit output current ³ | | $V_{CC} = MAX$ | | -60 | | -150 | mA | |
| I _{CC} | Supply current (total) ⁴ | | V _{CC} = MAX | | | 15 | 21 | mA | |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$. 3. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

4. Measure I_{CC} with the clock input grounded and all outputs open, with the Q and Q outputs High in turn.

74F112

AC ELECTRICAL CHARACTERISTICS


| | | | | | | LI | MITS | | | |
|--------------------------------------|------------------------------------------------------------|-------------------|----------------------|---------------------------------------------------------------------------------------|------------|--------------------------------------------|----------------------------------------|---------------------------------------------------------------------|-------------|------|
| SYMBOL | PARAMETER | TEST CONDITION | T _{an} C | _{nb} = +5. _{nb} = +2 _L = 50p _L = 500 | 5°C ∋F | T _{amb} = 0°C C _L = | 0V ± 10% C to +70°C 50pF 500Ω | $V_{CC} = +5.$ $T_{amb} = -40^{\circ}$ $C_{L} =$ $R_{L} =$ | °C to +85°C | UNIT |
| | | | MIN | ТҮР | MAX | MIN | MAX | MIN | MAX | |
| f _{MAX} | Maximum clock frequency | Waveform 1 | 85 | 100 | | 80 | | 80 | | MHz |
| t _{PLH} t _{PHL} | Propagation delay \overline{CP} to Qn or $\overline{Q}n$ | Waveform 1 | 2.0 2.0 | 5.0 5.0 | 6.5 6.5 | 2.0 2.0 | 7.5 7.5 | 2.0 2.0 | 7.5 7.5 | ns |
| t _{PLH} t _{PHL} | Propagation delay SDn, RD to Qn or Qn | Waveform 2,3 | 2.0 2.0 | 4.5 4.5 | 6.5 6.5 | 2.0 2.0 | 7.5 7.5 | 1.5 1.5 | 7.5 7.5 | ns |

AC SETUP REQUIREMENTS

| | | | | | | LI | MITS | | | |
|-------------------------------------------|-----------------------------------------|-------------------|----------------------|---------------------------------------------------------------------------------------|-----------|-----------------------------------------------------------------------------------------|------|-----------------------------------------------------------------------------------------|--------------------|------|
| SYMBOL | PARAMETER | TEST CONDITION | T _{an} C | _C = +5. _{nb} = +25 _L = 50p _L = 500 | 5°C ∍F | V _{CC} = +5. T _{amb} = 0°C C _L = R _L = | | $V_{CC} = +5.$ $T_{amb} = -40^{\circ}$ $C_{L} = 0^{\circ}$ $R_{L} = 0^{\circ}$ | ℃ to +85°C 50pF | UNIT |
| | | | MIN | ТҮР | MAX | MIN | MAX | MIN | MAX | |
| t _S (H) t _S ((L) | Setup time, High or Low Jn, Kn to CP | Waveform 1 | 4.0 3.5 | | | 5.0 4.0 | | 5.0 4.0 | | ns |
| t _h (H) t _h (L) | Hold time, High or Low Jn, Kn to CP | Waveform 1 | 0.0 0.0 | | | 0.0 0.0 | | 0.0 0.0 | | ns |
| t _W (H) t _W (L) | CP Pulse width High or Low | Waveform 1 | 4.5 4.5 | | | 5.0 5.0 | | 5.0 5.0 | | ns |
| t _W (L) | SDn, RD Pulse width Low | Waveform 2,3 | 4.5 | | | 5.0 | | 5.0 | | ns |
| t _{REC} | Recovery time SDn, RD to CP | Waveform 2,3 | 4.5 | | | 5.0 | | 5.0 | | ns |


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.




The shaded areas indicate when the input is permitted to change for predictable output performance. Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Pulse Width

74F112



Waveform 2. Propagation Delay for Set to Output, Set Pulse Width, and Recovery Time for Set to Clock





Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width, and Recovery Time for Reset to Clock

74F112

SF00006

TEST CIRCUIT AND WAVEFORMS






Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFERENCES | | | | ISSUE DATE | |
|---------|-----|------------|------|--|------------|----------------------------------|--|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | ISSUE DATE | |
| SOT38-4 | | | | | | -92-11-17 95-01-14 | |

74F112



| OUTLINE | | REFEF | REFERENCES | | | ISSUE DATE | |
|----------|---------|----------|------------|--|------------|-----------------------------------|--|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | 1550E DATE | |
| SOT109-1 | 076E07S | MS-012AC | | | | -95-01-23- 97-05-22 | |
| | | | | | | | |

74F112

74F112

Data sheet status

| Data sheet status | Product status | Definition ^[1] |
|---------------------------|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number: Date of release: 10-98 9397-750-05071

Let's make things better.





