

## **AAT3532**

## MicroPower™ Microprocessor Reset Circuit

# **General Description**

The AAT3532 PowerManager™ product is a member of AATI's Total Power Management ICs™ (TPMIC™) product family. It is a fully integrated device for monitoring microprocessor activity, external reset, and power supply conditions. The device holds the microprocessor in a reset condition for a minimum of 250ms while V<sub>CC</sub> is established to ensure correct system start-up. A manual reset can be initiated via a de-bounced input pin. As an additional level of protection, the AAT3532 includes a watchdog timer which requires a periodic strobe input from the microprocessor to ensure correct operation. The AAT3532 has a programmable watchdog timer and voltage tolerance level. The guiescent supply current is extremely low, typically 23µA.

The AAT3532 is available in an 8-pin SOP package specified over -40° to 85°C temperature range.


### **Features**

- **PowerManager**™
- Adjustable 4.5V or 4.75V Voltage Monitor
- 250ms (min) Reset Pulse Width
- Low quiescent current: typically 23µA
- Adjustable Watchdog Timer (150ms, 600ms, or 1200ms)
- De-bounced Manual Reset Input
- Operates down to 20ns strobe input pulse
- No external components
- Temp range -40° to 85°C
- Standard 8 pin SOP package
- Pin compatible with MAX1232

# **Applications**

- Computers
- Controllers
- Telecom Equipment
- **Embedded Systems**
- WWW.DZSC.COM Intelligent Instrumentation
- Automotive

# **Typical Application**





# AAT3532 MicroPower™ Microprocessor Reset Circuit

### **Pin Descriptions**

Pin #	Symbol	Function	
1	PBRST	Pushbutton reset input. A de-bounced active low input for manual reset. Guaranteed	
		to recognize inputs 20ms or greater.	
2	TD	Watchdog time delay set input. See Table 1 for watchdog timeout selections.	
3	TOL	Tolerance set. Input selects 5% or 10% threshold detection	
4	GND	IC ground connection	
5	RST	Reset Output (active high). Activated when either:	
		V <sub>CC</sub> falls below the reset voltage threshold, or PBRST is forced low, or ST not strobed	
		within the minimum timeout period, or during power-up.	
6	RST	Reset Output (active low, open drain). Inverse of RST.	
7	ST	Strobe input to watchdog timer. A pulse is required within watchdog timeout period to	
		prevent RST and RST entering active state	
8	Vcc	5V Supply	

# **Pin Programming Selections**

TD D'	Time-Out				
TD Pin	Min	Тур	Max		
GND	62.5ms	150ms	250ms		
Float	250ms	600ms	1000ms		
V <sub>CC</sub>	500ms	1200ms	2000ms		


**Table 1: TD Pin Programming for Watchdog Timeout Selections** 

TOL Pin	Tolerance
V <sub>CC</sub>	10%
GND	5%

**Table 2: Reset Voltage Threshold Programming Selections** 

# **Pin Configuration**

SOP-8 (Top View)



# AAT3532 MicroPower™ Microprocessor Reset Circuit

# Absolute Maximum Ratings (T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Description	Value	Units
V <sub>CC</sub>	V <sub>CC</sub> to GND	-0.5 to 6	V
V <sub>I/O</sub>	Voltage on I/O pins relative to GND	-0.5 to (V <sub>CC</sub> +0.5)	V
T <sub>A</sub>	Operating Temperature Range	-40 to 85	°C
T <sub>S</sub>	Storage Temperature Range	-65 to 150	°C
T <sub>LEAD</sub>	Maximum Soldering Temperature (at Leads) for 10s	300	°C
V <sub>ESD</sub>	ESD Rating <sup>1</sup> —HBM	2000	V

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

Note 1: Human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin.

## **Thermal Characteristics**

Symbol	Description	Value	Units
$\Theta_{JA}$	Maximum Thermal Resistance <sup>2</sup>	100	°C/W
P <sub>D</sub>	Maximum Power Dissipation <sup>2</sup>	1.25	W

Note 2: Mounted on an FR4 board.

3532.2001.11.0.9

# **AAT3532**

# MicroPower™ Microprocessor Reset Circuit

# **DC Electrical Characteristics** ( $V_{IN}$ = 4.5V to 5.5V, $T_A$ = -40 to 85°C unless otherwise noted.

Typical values are at T<sub>A</sub>=25°C)

Symbol	Description	Conditions		Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage			4.5	5.0	5.5	V
	0 : 10 11		CMOS Levels		23	50	μА
IQ	Quiescent Current <sup>1</sup>	$V_{CC} = 5.5V$	TTL Levels		160	500	
\/	Reset Threshold 5% TOL = GND			4.50	4.62	4.74	V
V <sub>CCTP</sub>	Reset Threshold 10% TOL = V <sub>CC</sub>		4.25	4.37	4.49	V	
I <sub>IL</sub>	Input Leakage ST, TOL			-1.0		1.0	μΑ
I <sub>OH</sub>	Output Current RST <sup>2</sup>	$V_{OH} = 2.4V$		-8.0			mA
I <sub>OL</sub>	Current RST <sup>2</sup> , RST	V <sub>OL</sub> = 0.4V		10.0			mA
V <sub>IH</sub>	ST and PBRST Input High			2.0		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	ST and PBRST Input Low			-0.3		0.8	V
IRST	RST Output Leakage	$V_{OH} = V_{CC}$				1.0	μA

# 

Typical values are at T<sub>A</sub>=25°C)

Symbol	Description	Conditions	Min	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance ST, TOL <sup>3</sup>	T <sub>A</sub> = 25°C			5	pF
C <sub>OUT</sub>	Output Capacitance RST, RST <sup>3</sup>	$T_A = 25^{\circ}C$			7	pF
t <sub>PB</sub>	PBRST⁴	Fig 2	20			ms
t <sub>PBD</sub>	PBRST Delay	Fig 2	1	4	20	ms
t <sub>RST</sub>	Reset Active Time		250	610	1000	ms
t <sub>ST</sub>	ST Pulse Width	Fig 3	20			ns
		TD Pin = 0V	62.5	150	250	ms
t <sub>TD</sub>	ST Time-out Period	TD Pin = Open	250	600	1000	ms
		TD Pin = V <sub>CC</sub>	500	1200	2000	ms
t <sub>f</sub>	V <sub>CC</sub> Fall Time <sup>3</sup>	4.75V to 4.25V	10			μs
t <sub>r</sub>	V <sub>CC</sub> Rise Time <sup>3</sup>	4.25V to 4.75V	0	5		μs
t <sub>RPD</sub>	V <sub>CC</sub> Detect to RST High and RST Low	V <sub>CC</sub> Falling			50	μs
t <sub>RPU</sub>	V <sub>CC</sub> Detect to RST Low and RST Open	V <sub>CC</sub> Rising	250	610	1000	ms


### Notes:

- 1. Measured with outputs open and  $\overline{ST}$  toggling at 100kHz, 50% duty cycle
- 2. RST is an open drain output
- 3. Guaranteed by design and not subject to production testing.
- 4. PBRST must remain low for greater than 20ms to guarantee a reset

4 3532,2001.11.0.9



### **Functional Block Diagram**



## **Applications Information**

### **Power Monitor**

The reset function monitors the  $V_{CC}$  supply to ensure a microprocessor is correctly reset and is powered up into a known condition following a power supply failure. RST and RST will remain valid for Vcc voltages down to 1.4V.

The RST and  $\overline{RST}$  pins are asserted whenever  $V_{CC}$  drops below the reset threshold voltage. This volt-

age can be set by programming the TOL pin. Connecting TOL to  $V_{CC}$  sets the 10% tolerance of the  $V_{CC}$  supply (typically 4.37V for  $V_{CC}$  = 5V). Connecting TOL to GND sets the 5% tolerance of the  $V_{CC}$  supply (typically 4.62V for  $V_{CC}$  = 5V). The reset pin is guaranteed to remain asserted for a minimum period of 250ms after  $V_{CC}$  has risen above the reset threshold voltage.

RST output is an open drain output. For correct operation, a pull-up resistor of  $10k\Omega$  should be connected between this output and  $V_{CC}.$ 




Figure 1. Reset Output Delay

3532.2001.11.0.9

## **MicroPower™ Microprocessor Reset Circuit**

## **Applications Information**

### **Manual Reset**

The PBRST pin makes it possible to manually reset the system by either directly connecting a mechanical push-button between the PBRST pin

and GND or connecting to a logic low output. Internal de-bounce circuitry is provided to reduce the effect of noise glitches at the input. The signal should remain low for a minimum of 20ms for correct operation. Once the PBRST signal is released (or goes to a logic high), RESET (RESET) remains asserted for a minimum of 250ms.




Figure 2 Push-button Reset

### **Watchdog Timer**

The watchdog timer monitors the microprocessor to ensure that the system is functioning correctly. The  $\overline{ST}$  pin of the AAT3532 can be derived from the microprocessor data signals, address signals, and/or I/O signals. The watchdog timer function forces the RST and  $\overline{RST}$  signals into the active state when the  $\overline{ST}$  input is not toggled by a predetermined time. This time period is set by the logic state of the TD pin as shown in Table 1. The timer

starts once the RST signals become inactive. If the watchdog timer does not receive a high-to-low transition within the specified timeout period, then the RST signals are activated for a minimum 250ms. In normal operation the timer should receive a transition from the microprocessor within the timeout period, in which case the timer is reset and normal operation continues.

The AAT3532 will accept and recognize  $\overline{ST}$  pulses down to a minimum of 20ns wide.




Figure 3. Watchdog Input

6 3532.2001.11.0.9





## **Ordering Information**

Dealtone	Mantria	Part Number		
Package	Marking	Bulk	Tape and Reel	
8 Pin SOIC		AAT3532IAS-B1	AAT3532IAS-T1	

# **Package Information**

SOP-8





Dim	Millim	eters	Inches		
	Min	Max	Min	Max	
Α	1.35	1.75	0.053	0.069	
A1	0.10	0.25	0.004	0.010	
A2	1.45		0.0	57	
В	0.33	0.51	0.013	0.020	
С	0.19	0.25	0.007	0.010	
D	4.80	5.00	0.189	0.197	
Е	3.80	4.00	0.150	0.157	
е	1.2	27	0.0	50	
Н	5.80	6.20	0.228	0.244	
L	0.40	1.27	0.016	0.050	
Υ	0.00	0.10	0.000	0.004	
θ1	0°	8°	0°	8°	

### Note

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.
- 2. TOLERANCE± 0.1000mm (4mil) UNLESS OTHERWISE SPECIFIED
- 3. COPLANARITY: 0.1000mm
- 4. DIMENSION L IS MEASURED IN GAGE PLANE.
- 5. CONTROLLING DIMENSION IS MILLIMETER, CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

3532.2001.11.0.9



This page intentionally left blank.

Advanced Analogic Technologies, Inc. 1250 Oakmead Parkway, Suite 310, Sunnyvale, CA 94086 Phone (408) 524-9684 Fax (408) 524-9689

