



# IC62C256

## 32K x 8 LOW POWER CMOS STATIC RAM

### FEATURES

- Access time: 45, 70 ns
- Low active power: 200 mW (typical)
- Low standby power
  - 250  $\mu$ W (typical) CMOS standby
  - 28 mW (typical) TTL standby
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V power supply

### DESCRIPTION


The *ICSI* IC62C256 is a low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using *ICSI*'s high-performance, low power CMOS technology.

When  $\overline{CS}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250  $\mu$ W (typical) at CMOS input levels.


Easy memory expansion is provided by using an active LOW Chip Select ( $\overline{CS}$ ) input and an active LOW Output Enable ( $\overline{OE}$ ) input. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IC62C256 is pin compatible with other 32K x 8 SRAMs in 330mil SOP or 8\*13.4mm TSOP-1 package.


### FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**  
28-Pin SOP



**PIN CONFIGURATION**  
8x13.4mm TSOP-1



**PIN DESCRIPTIONS**

A0-A14	Address Inputs
$\overline{CS}$	Chip Select Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

**TRUTH TABLE**

Mode	$\overline{WE}$	$\overline{CS}$	$\overline{OE}$	I/O Operation	Vcc Current
Not Selected (Power-down)	X	H	X	High-Z	ISB1, ISB2
Output Disabled	H	L	H	High-Z	Icc1, Icc2
Read	H	L	L	DOUT	Icc1, Icc2
Write	L	L	X	DIN	Icc1, Icc2

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	W
I <sub>OUT</sub>	DC Output Current (LOW)	20	mA

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



**OPERATING RANGE**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

**DC ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA	2.4	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(1)</sup>		2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>(2)</sup>		-0.3	0.8	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	Com. -2 Ind. -10	2 10	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Outputs Disabled	Com. -2 Ind. -10	2 10	μA

Note:

- V<sub>IH</sub>=V<sub>CC</sub> +3.0V for pulse width less than 10ns.
- V<sub>IL</sub> = -3.0V for pulse width less than 10 ns.

**POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**

Symbol	Parameter	Test Conditions		-45 ns		-70 ns		Unit
				Min.	Max.	Min.	Max.	
I <sub>CC1</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., $\overline{CS}$ = V <sub>IL</sub> I <sub>OUT</sub> = 0 mA, f = 0	Com.	—	60	—	60	mA
			Ind.	—	70	—	70	
I <sub>CC2</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = Max., $\overline{CS}$ = V <sub>IL</sub> I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	70	—	65	mA
			Ind.	—	80	—	75	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> $\overline{CS} \geq V_{IH}$ , f = 0	Com.	—	5	—	5	mA
			Ind.	—	10	—	10	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., $\overline{CS} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0	Com.	—	0.5	—	0.5	mA
			Ind.	—	1.0	—	1.0	

Note:

- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**CAPACITANCE<sup>(1,2)</sup>**

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	10	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 5.0V.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**

Symbol	Parameter	-45 ns		-70 ns		Unit
		Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	45	–	70	–	ns
t <sub>AA</sub>	Address Access Time	–	45	–	70	ns
t <sub>OHA</sub>	Output Hold Time	2	–	2	–	ns
t <sub>ACS</sub>	$\overline{CS}$ Access Time	–	45	–	70	ns
t <sub>DOE</sub>	$\overline{OE}$ Access Time	–	25	–	35	ns
t <sub>LZOE<sup>(2)</sup></sub>	$\overline{OE}$ to Low-Z Output	0	–	0	–	ns
t <sub>HZOE<sup>(2)</sup></sub>	$\overline{OE}$ to High-Z Output	0	20	0	25	ns
t <sub>LZCS<sup>(2)</sup></sub>	$\overline{CS}$ to Low-Z Output	3	–	3	–	ns
t <sub>HZCS<sup>(2)</sup></sub>	$\overline{CS}$ to High-Z Output	0	20	0	25	ns
t <sub>PU<sup>(3)</sup></sub>	$\overline{CS}$ to Power-Up	0	–	0	–	ns
t <sub>PD<sup>(3)</sup></sub>	$\overline{CS}$ to Power-Down	–	30	–	50	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.

**AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

**AC TEST LOADS**




Figure 1.






Figure 2.

AC WAVEFORMS

READ CYCLE NO. 1<sup>(1,2)</sup>



READ CYCLE NO. 2<sup>(1,3)</sup>



Notes:

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CS} = V_{IL}$ .
3. Address is valid prior to or coincident with  $\overline{CS}$  LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)


Symbol	Parameter	-45 ns		-70ns		Unit							
		Min.	Max.	Min.	Max.								
t <sub>wc</sub>	Write Cycle Time	45	–	70	–	ns							
t <sub>scs</sub>	$\overline{CS}$ to Write End	35	–	60	–	ns							
t <sub>aw</sub>	Address Setup Time to Write End	25	–	60	–	ns							
t <sub>ha</sub>	Address Hold from Write End	1	–	1	–	ns							
t <sub>sa</sub>	Address Setup Time	0	–	0	–	ns							
t <sub>PWE<sup>(4)</sup></sub>	$\overline{WE}$ Pulse Width	25	–	55	–	ns							
t <sub>sd</sub>	Data Setup to Write End	20	–	30	–	ns </tr <tr> <td>t<sub>hd</sub></td> <td>Data Hold from Write End</td> <td>0</td> <td>–</td> <td>0</td> <td>–</td> <td>ns</td> </tr>	t <sub>hd</sub>	Data Hold from Write End	0	–	0	–	ns
t <sub>hd</sub>	Data Hold from Write End	0	–	0	–	ns							

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
4. Tested with  $\overline{OE}$  HIGH.

AC WAVEFORMS


WRITE CYCLE NO. 1 ( $\overline{CS}$  Controlled,  $\overline{OE}$  is HIGH or LOW) <sup>(1)</sup>




# IC62C256

## AC WAVEFORMS

### WRITE CYCLE NO. 2 ( $\overline{OE}$ is HIGH During Write Cycle) <sup>(1,2)</sup>



### WRITE CYCLE NO. 3 ( $\overline{OE}$ is LOW During Write Cycle) <sup>(1)</sup>




**Notes:**

1. The internal write time is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
2. I/O will assume the High-Z state if  $\overline{OE} \geq V_{IH}$ .

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention	See Data Retention Waveform	2.0	5.5	V
$I_{DR}$	Data Retention Current	$V_{CC} = 2.0V, \overline{CE} \geq V_{CC} - 0.2V$	Com. Ind.	— 250 500	$\mu A$
$t_{SDR}$	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
$t_{RDR}$	Recovery Time	See Data Retention Waveform	5	—	ns

DATA RETENTION WAVEFORM ( $\overline{CE}$  Controlled)







**ORDERING INFORMATION**  
**Commerical Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
45	IC62C256-45T	8*13.4mm TSOP-1
	IC62C256-45U	330mil SOP
70	IC62C256-70T	8*13.4mm TSOP-1
	IC62C256-70U	330mil SOP

**ORDERING INFORMATION**  
**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
45	IC62C256-45TI	8*13.4mm TSOP-1
	IC62C256-45UI	330mil SOP
70	IC62C256-70TI	8*13.4mm TSOP-1
	IC62C256-70UI	330mil SOP



*Integrated Circuit Solution Inc.*

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,  
HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333

Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,  
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

<http://www.icsi.com.tw>