## 3．3V Phase－Lock Loop Clock Driver

## General Description

The ICS2509C is a high performance，low skew，low jitter clock driver．It uses a phase lock loop（PLL）technology to align，in both phase and frequency，the CLKIN signal with the CLKOUT signal．It is specifically designed for use with synchronous SDRAMs．The ICS2509C operates at 3.3 V VCC and drives up to nine clock loads．

One bank of five outputs and one bank of four outputs provide nine low－skew，low－jitter copies of CLKIN．Output signal duty cycles are adjusted to 50 percent，independent of the duty cycle at CLKIN．Each bank of outputs can be enabled or disabled separately via control（OEA and OEB）inputs．When the OE inputs are high，the outputs align in phase and frequency with CLKIN；when the OE inputs are low，the outputs are disabled to the logic low state．

The ICS2509C does not require external RC filter components．The loop filter for the PLL is included on－chip， minimizing component count，board space，and cost．The buffer mode shuts off the PLL and connects the input directly to the output buffer．This buffer mode，the ICS2509C can be use as low skew fanout clock buffer device．The ICS2509C comes in 24 pin 173mil Thin Shrink Small－Outline package （TSSOP）package．

## Features

－Meets or exceeds PC133 registered DIMM specification 1.1
－Spread Spectrum Clock Compatible
－Distributes one clock input to one bank of five and one bank of four outputs
－Separate output enable（OEA，OEB）for each output bank
－Operating frequency 25 MHz to 175 Mhz
－External feedback input（FBIN）terminal is used to synchrionize the outputs to the clock input
－No external RC network required
－Operates at 3.3 V Vcc
－Plastic 24－pin 173mil TSSOP package

## Block Diagram



## Pin Configuration



## Pin Descriptions

| PIN NUMBER | PINNAME | TYPE |  |
| :---: | :--- | :---: | :--- |
| 1 | AGND | PWR | Analog Ground |
| $2,10,15$ | VCC | PWR | Power Supply (3.3V) |
| 3 | CLKA0 | OUT | Buffered clock output, B ank A |
| 4 | CLKA1 | OUT | Buffered clock output, Bank A |
| 5 | CLKA2 | OUT | Buffered clock output, Bank A |
| $6,7,18,19$ | GND | PWR | Ground |
| 8 | CLKA3 | OUT | Buffered clock output, Bank A |
| 9 | CLKA4 | OUT | Buffered clock output, Bank A |
| 11 | OEA $^{1}$ | IN | Output enable (has internal pull_up). When high, normal operation. <br> When low bank A clock outputs are disabled to a logic low state. |
| 12 | FBOUT | OUT | Feedback output |
| 13 | FBIN | IN | Feedback input |
| 14 | OEB ${ }^{1}$ | IN | Output enable (has internal pull_up). When high, normal operation. <br> When low bank B clock outputs are disabled to a logic low state. |
| 16 | CLKB3 | OUT | Buffered clock output. Bank B |
| 17 | CLKB2 | OUT | Buffered clock output. Bank B |
| 20 | CLKB 1 | OUT | Buffered clock output. Bank B |
| 21 | CLKB0 | OUT | Buffered clock output. Bank B |
| 22 | VCC | PWR | Power Supply (3.3V) digital supply. |
| 23 | AVCC | IN | Analog power supply (3.3V). When input is ground PLL is off and <br> bypassed. |
| 24 | CLKIN | IN | Clock input |

Note:

1. Weak pull-ups on these inputs

## Functionality

| INPUTS |  |  | OUTPUTS |  |  |  | PLL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEA | OEB | AVCC | CLKA <br> $(0: 4)$ | CLKB <br> $(0: 3)$ | FBOUT | Source | Shutdown |
| 0 | 0 | 3.33 | 0 | 0 | Driven | PLL | N |
| 0 | 1 | 3.33 | 0 | Driven | Driven | PLL | N |
| 1 | 0 | 3.33 | Driven | 0 | Driven | PLL | N |
| 1 | 1 | 3.33 | Driven | Driven | Driven | PLL | N |
| Buffer Mode |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | Driven | CLKIN | Y |
| 0 | 1 | 0 | 0 | Driven | Driven | CLKIN | Y |
| 1 | 0 | 0 | Driven | 0 | Driven | CLKIN | Y |
| 1 | 1 | 0 | Driven | Driven | Driven | CLKIN | Y |

## Test mode:

When AVCC is 0 , shuts off the PLL and connects the input directly to the output buffers

## ICS2509C

## Absolute Maximum Ratings

| Supply Voltage (AVCC) | AVCC $<\left(\mathrm{V}_{\mathrm{cc}}+0.7 \mathrm{~V}\right)$ |
| :---: | :---: |
| Supply Voltage (VCC) | 4.3 V |
| Logic Inputs | GND -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Ambient Operating Tem | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - OUTPUT

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}+/-10 \% ; \mathrm{C}_{\mathrm{L}}=20-30 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=470$ Ohms (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP}}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ |  | 36 |  | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\text {DSN }}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ |  | 32 |  | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | -26 | -13.6 | mA |
|  |  | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -37 | -22 |  |
| Output Low Current | $\mathrm{I}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 19 | 25 |  | mA |
|  |  | $\mathrm{V}_{\text {OL }}=0.55 \mathrm{~V}$ | 13 | 17 |  |  |
| Rise Time ${ }^{\text {T }}$ | $\mathrm{T}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | 0.5 | 1.4 | 2.1 | ns |
| Fall Time ${ }^{\text {T }}$ | $\mathrm{T}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 0.5 | 1.5 | 2.7 | ns |
| Duty Cycle ${ }^{\text {r }}$ | $\mathrm{D}_{\mathrm{t}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 45 | 50 | 55 | \% |
| Cycle to Cycle jitter ${ }^{1}$ | Tcyc-cyc | at $66-100 \mathrm{MHz}$; loaded outputs |  | 52 | 100 | ps |
|  |  | at 133 MHz ; loaded outputs |  | 39 | 75 |  |
| Absolute Jitter ${ }^{1}$ | Tjabs | 10000 cycles; $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 57 |  | ps |
| Skew ${ }^{1}$ | $\mathrm{T}_{\text {sk }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ (Window) Output to Output |  | 80 | 150 | ps |
| Phase error ${ }^{1}$ | $\mathrm{T}_{\mathrm{pe}}$ | $\mathrm{V}_{\mathrm{T}}=\mathrm{Vdd} / 2 ;$ CLKIN-FBIN | -150 | 40 | 150 | ps |
| Phase error Jitter ${ }^{1}$ | $\mathrm{T}_{\mathrm{pe}}{ }^{3}$ | $\mathrm{V}_{\mathrm{T}}=\mathrm{Vdd} / 2 ;$ CLKIN-FBIN; Delay Jitter | -50 | 35 | 50 | ps |
| Delay Input-Output ${ }^{\text {² }}$ | $\mathrm{D}_{\mathrm{R} 1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ;$ PLL_EN $=0$ |  | 3.3 | 3.7 | ns |

Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - Input \& Supply

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-10 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | $\mathrm{V}_{\mathrm{SS}}-0.3$ |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.1 | 100 | uA |
| Input Low Current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ;$ |  | 19 | 50 | uA |
| Operating current | $\mathrm{I}_{\mathrm{DD1}}$ | $\mathrm{C}_{\mathrm{L}}=0$ pF; $\mathrm{F}_{\mathrm{IN}} @ 66 \mathrm{M}$ |  | 140 | 170 | mA |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}{ }^{1}$ | Logic Inputs |  | 4 |  | pF |
| Output Capacitance | $\mathrm{C}_{\mathrm{O}}{ }^{1}$ | Logic Outputs |  | 8 |  | pF |

Guarenteed by design, not $100 \%$ tested in production.

## i imıng requirements over recommended ranges ot supply voltage and operating free-air temperature

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Fclk | Input clock frequency |  | 25 | 175 | MHz |
|  | Input clock frequency <br> duty cycle |  | 40 | 60 | $\%$ |
|  | Stabilization time | After power up |  | 1 | ms |

Note: Time required for the PLL circuit to obtain phase lock of its feedback signal to its reference In order tor phase lock to be obtained, a tıxed-trequency, tıxed-phase reterence signal must be Until phase lock is obtained, the specifications for parameters given in the switching characteristics table are not

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Load Circuit for Outputs
Notes:

1. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following


Figure 2. VoltageWaveforms Propagation DelayTimes
characteristics: $\operatorname{PRR} \leq 133 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{~T}_{\mathrm{r}} \leq 1.2 \mathrm{~ns}, \mathrm{~T}_{\mathrm{f}} \leq 1.2 \mathrm{~ns}$.
3. The outputs are measured one at a time with one transition per measurement.


Figure 3. Phase Error and Skew Calculations

## General Layout Precautions:

An ICS2509C is used as an example. It is similar to the ICS2510C. The same rules and methods apply.

1) Use copper flooded ground on the top signal layer under the clock buffer The area under U1 in figure 1 on the right is an example.
2) Use power vias for power and ground. Vias 20 mil or larger in diameter have lower high frequency impedance. Vias for signals may be minimum drill size.
3) Make all power and ground traces are as wide as the via pad for lower inductance.
4) VAA for pin 23 has a low pass RC filter to decouple the digital and analog supplies. C9-11 may be replaced with a single low ESR ( 0.8 ohm or less) device with the same total capacitance.
5) Notice that ground vias are never shared.
6) All VCC pins have a decoupling capacitor. Power is always routed from the plane connection via to the capacitor pad to the VCC pin on the clock buffer.
7) Component R1 is located at the clock source.


Figure 1.

## Component Values:

C1= As necessary for delay adjust
C[7:2]=.01uF
C8, C13=0.1uF
C[11:9]=4.7Uf
R1=10 ohm. Locate at driver
$\mathrm{R} 2=10$ ohm.

4.40 mm. Body, 0.65 mm. pitch TSSOP
( 173 mil ) ( 0.0256 Inch )

## Ordering Information

## ICS2509CyG-T

Example:


