

**SONY****ICX075AK****Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for Color Video Cameras****Description**

The ICX075AK is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array. Progressive scan allows all pixels signals to be output independently within approximately 1/50 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters.

Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for image input and processing applications.



**Features**

- Progressive scan allows individual readout of the image signals from all pixels.
- High vertical resolution (580TV-lines) still picture without a mechanical shutter.
- Square pixel unit cell
- R, G, B primary color mosaic filters on chip
- High resolution, high color reproductivity, high sensitivity, low dark current
- Continuous variable-speed shutter
- Low smear
- Excellent antiblooming characteristics
- Reset gate: 5V drive (bias: no adjustment)

**Device Structure**

- Image size: Diagonal 8mm (Type 1/2)
- Number of effective pixels: 782 (H) × 582 (V) approx. 460K pixels
- Total number of pixels: 823 (H) × 592 (V) approx. 490K pixels
- Interline CCD image sensor
- Chip size: 8.10mm (H) × 6.33mm (V)
- Unit cell size: 8.3μm (H) × 8.3μm (V)
- Optical black: Horizontal (H) direction: Front 3 pixels, rear 38 pixels  
Vertical (V) direction: Front 8 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 19  
Vertical 5
- Substrate material: Silicon

22 pin DIP (Cer-DIP)

**Optical black position**  
(Top View)**WfineCCD®**


\* Wfine CCD is a registered trademark of Sony Corporation.

Represents a CCD adopting progressive scan, primary color filter and square pixel.



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram and Pin Configuration (Top View)



## Pin Description

| Pin No. | Symbol       | Description                                      | Pin No. | Symbol       | Description                                  |
|---------|--------------|--------------------------------------------------|---------|--------------|----------------------------------------------|
| 1       | HIG $\phi$ 1 | Test pin *2                                      | 12      | VDD          | Supply voltage                               |
| 2       | HIS          | Test pin *2                                      | 13      | RG           | Reset gate clock                             |
| 3       | V $\phi$ 3   | Vertical register transfer clock                 | 14      | VL           | Protective transistor bias                   |
| 4       | V $\phi$ 2   | Vertical register transfer clock                 | 15      | SUB          | Substrate (overflow drain)                   |
| 5       | V $\phi$ 1   | Vertical register transfer clock                 | 16      | H $\phi$ 1   | Horizontal register transfer clock           |
| 6       | VHOLD $\phi$ | Vertical register final stage accumulation clock | 17      | H $\phi$ 2   | Horizontal register transfer clock           |
| 7       | GND          | GND                                              | 18      | HHG $\phi$ 1 | Inter-horizontal register transfer clock     |
| 8       | CGG1         | Output amplifier 1 gate *1 decoupling capacitor  | 19      | HHG $\phi$ 2 | Inter-horizontal register transfer clock     |
| 9       | VOUT1        | Signal output 1                                  | 20      | HIG2         | Test pin *2                                  |
| 10      | CGG2         | Output amplifier 2 gate *1 decoupling capacitor  | 21      | POG $\phi$   | Test pin *2                                  |
| 11      | VOUT2        | Signal output 2                                  | 22      | VOG $\phi$   | Vertical register final stage transfer clock |

\*1 DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1 $\mu$ F or more.

\*2 Regarding the test pins: apply the same voltage as the supply voltage to HIS, and ground HIG $\phi$ 1, HIG2, and POG $\phi$ .

## Absolute Maximum Ratings

| Item                                                                                                                                                                                       |                                                                                                          | Ratings       | Unit | Remarks |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------|------|---------|
| Substrate voltage SUB – GND                                                                                                                                                                |                                                                                                          | –0.3 to +55   | V    |         |
| Supply voltage                                                                                                                                                                             | V <sub>DD</sub> , V <sub>OUT1</sub> , V <sub>OUT2</sub> , HIS, C <sub>GG1</sub> , C <sub>GG2</sub> – GND | –0.3 to +18   | V    |         |
|                                                                                                                                                                                            | V <sub>DD</sub> , V <sub>OUT1</sub> , V <sub>OUT2</sub> , HIS, C <sub>GG1</sub> , C <sub>GG2</sub> – SUB | –55 to +10    | V    |         |
| Clock input voltage                                                                                                                                                                        | V <sub>φ1</sub> , V <sub>φ2</sub> , V <sub>φ3</sub> , V <sub>HOLDφ</sub> , V <sub>OGφ</sub> – GND        | –15 to +20    | V    |         |
|                                                                                                                                                                                            | V <sub>φ1</sub> , V <sub>φ2</sub> , V <sub>φ3</sub> , V <sub>HOLDφ</sub> , V <sub>OGφ</sub> – SUB        | to +10        | V    |         |
| Voltage difference between vertical clock input pins                                                                                                                                       |                                                                                                          | to +15        | V    | *1      |
| Voltage difference between horizontal clock input pins                                                                                                                                     |                                                                                                          | to +17        | V    |         |
| H <sub>φ1</sub> , H <sub>φ2</sub> – V <sub>OGφ</sub>                                                                                                                                       |                                                                                                          | –17 to +17    | V    |         |
| H <sub>φ1</sub> , H <sub>φ2</sub> – GND                                                                                                                                                    |                                                                                                          | –10 to +15    | V    |         |
| H <sub>φ1</sub> , H <sub>φ2</sub> – SUB                                                                                                                                                    |                                                                                                          | –55 to +10    | V    |         |
| V <sub>L</sub> – SUB                                                                                                                                                                       |                                                                                                          | –65 to +0.3   | V    |         |
| V <sub>φ2</sub> , V <sub>φ3</sub> , V <sub>DD</sub> , V <sub>OUT1</sub> , V <sub>OUT2</sub> , HIS, HIG <sub>φ1</sub> , HIG <sub>φ2</sub> , POG <sub>φ</sub> – V <sub>L</sub>               |                                                                                                          | –0.3 to +27.5 | V    |         |
| RG – GND                                                                                                                                                                                   |                                                                                                          | –0.3 to +22.5 | V    |         |
| V <sub>φ1</sub> , C <sub>GG1</sub> , C <sub>GG2</sub> , H <sub>φ1</sub> , H <sub>φ2</sub> , HHG <sub>φ1</sub> , HHG <sub>φ2</sub> , VOG <sub>φ</sub> , VHOLD <sub>φ</sub> – V <sub>L</sub> |                                                                                                          | –0.3 to +17.5 | V    |         |
| Storage temperature                                                                                                                                                                        |                                                                                                          | –30 to +80    | °C   |         |
| Operating temperature                                                                                                                                                                      |                                                                                                          | –10 to +60    | °C   |         |

\*1 +27V (Max.) when clock width < 10μs, clock duty factor < 0.1%.

| Item                                   | Symbol           | Min.                    | Typ.              | Max.                    | Unit | Remarks |
|----------------------------------------|------------------|-------------------------|-------------------|-------------------------|------|---------|
| Supply voltage                         | V <sub>DD</sub>  | 14.55                   | 15.0              | 15.45                   | V    |         |
| Substrate voltage adjustment range     | V <sub>SUB</sub> | 9.0                     |                   | 18.5                    | V    | *1      |
| Substrate voltage adjustment precision |                  | Indicated voltage – 0.1 | Indicated voltage | Indicated voltage + 0.1 | V    |         |
| Protective transistor bias             | V <sub>L</sub>   | *2                      |                   |                         |      |         |

| Item           | Symbol           | Min. | Typ. | Max. | Unit | Remarks |
|----------------|------------------|------|------|------|------|---------|
| Supply current | I <sub>DD</sub>  |      | 10   |      | mA   |         |
| Input current  | I <sub>IN1</sub> |      |      | 1    | μA   | *3      |
| Input current  | I <sub>IN2</sub> |      |      | 10   | μA   | *4      |

The setting value of the substrate voltage is indicated on the back of image sensor by a special code. Adjust the substrate voltage ( $V_{SUB}$ ) to the indicated voltage.

The integer portion of the code and the actual value correspond to each other as follows.

|                         |   |    |    |    |    |    |    |    |    |    |
|-------------------------|---|----|----|----|----|----|----|----|----|----|
| Integer portion of code | 9 | A  | C  | d  | E  | f  | G  | h  | J  | K  |
| Value                   | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |

<Example> "A5"  $\rightarrow V_{\text{SUB}} = 10.5\text{V}$ .

\*2 V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform, or the same power supply as the V<sub>L</sub> power supply for the V driver should be used.

\*3 (1) Current to each pin when 18V is applied to V<sub>DD</sub>, V<sub>OUT1</sub>, V<sub>OUT2</sub>, HIS, RG, C<sub>GG1</sub>, C<sub>GG2</sub>, GND and SUB pins, while all pins that are not tested are grounded.

(2) Current to each pin when 20V is applied sequentially to  $V_{\phi 1}$ ,  $V_{\phi 2}$  and  $V_{\phi 3}$  pins, while all pins that are not tested are grounded. However, 20V is applied to SUB pin.

(3) Current to each pin when 15V is applied sequentially to RG, H $\phi$ 1 and H $\phi$ 2 pins, while all pins that are not tested are grounded. However, 15V is applied to SUB pin.

(4) Current to V<sub>L</sub> pin when 25V is applied to V<sub>φ2</sub>, V<sub>φ3</sub>, POG<sub>φ</sub>, HIG<sub>φ1</sub>, HIG<sub>2</sub>, V<sub>DD</sub>, V<sub>OUT1</sub> and V<sub>OUT2</sub> pins or when, 15V is applied to V<sub>φ1</sub>, VHOLD<sub>φ</sub>, VOG<sub>φ</sub>, C<sub>GG1</sub>, C<sub>GG2</sub>, H<sub>φ1</sub>, H<sub>φ2</sub>, HHG<sub>φ1</sub> and HHG<sub>φ2</sub> pins, while V<sub>L</sub> pin is grounded. However, GND and SUB pins are left open.

(5) Current to GND pin when 20V is applied to the RG pin and the GND pin is grounded.


\*4 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

## Clock Voltage Conditions


| Item                                                                      | Symbol                      | Min.           | Typ.           | Max.           | Unit | Waveform diagram | Remarks                                                |
|---------------------------------------------------------------------------|-----------------------------|----------------|----------------|----------------|------|------------------|--------------------------------------------------------|
| Readout clock voltage                                                     | $V_{VT}$                    | 14.55          | 15.0           | 15.45          | V    | 1                |                                                        |
| Vertical transfer clock voltage                                           | $V_{VH02}$                  | -0.05          | 0              | 0.05           | V    | 2                | $V_{VH} = V_{VH02}$                                    |
|                                                                           | $V_{VH1}, V_{VH2}, V_{VH3}$ | -0.2           | 0              | 0.05           | V    | 2                |                                                        |
|                                                                           | $V_{VL1}, V_{VL2}, V_{VL3}$ | -8.0           | -7.5           | -7.0           | V    | 2                | $V_{VL} = (V_{VL01} + V_{VL03})/2$                     |
|                                                                           | $V_{\phi V}$                | 6.8            | 7.5            | 8.05           | V    | 2                | $V_{\phi V} = V_{VHn} - V_{VLn} (n = 1 \text{ to } 3)$ |
|                                                                           | $ V_{VL1} - V_{VL3} $       |                |                | 0.1            | V    | 2                |                                                        |
|                                                                           | $V_{VHH}$                   |                |                | 0.5            | V    | 2                | High-level coupling                                    |
|                                                                           | $V_{VHL}$                   |                |                | 0.5            | V    | 2                | High-level coupling                                    |
|                                                                           | $V_{VLH}$                   |                |                | 0.5            | V    | 2                | Low-level coupling                                     |
|                                                                           | $V_{VLL}$                   |                |                | 0.5            | V    | 2                | Low-level coupling                                     |
| Horizontal transfer clock voltage                                         | $V_{\phi H}$                | 4.75           | 5.0            | 5.25           | V    | 3                |                                                        |
|                                                                           | $V_{HL}$                    | -0.05          | 0              | 0.05           | V    | 3                |                                                        |
| Reset gate clock voltage                                                  | $V_{\phi RG}$               | 4.5            | 5.0            | 5.5            | V    | 4                | Input through 0.01 $\mu$ F capacitance                 |
|                                                                           | $V_{RGLH} - V_{RGLL}$       |                |                | 0.8            | V    | 4                | Low-level coupling                                     |
|                                                                           | $V_{RGH}$                   | $V_{DD} + 0.4$ | $V_{DD} + 0.6$ | $V_{DD} + 0.8$ | V    | 4                |                                                        |
| Substrate clock voltage                                                   | $V_{\phi SUB}$              | 21.5           | 22.5           | 23.5           | V    | 5                |                                                        |
| Vertical final stage accumulation clock voltage<br>transfer clock voltage | $V_{VHOLDH}, V_{VOGH}$      | -0.05          | 0              | 0.05           | V    | 6                |                                                        |
|                                                                           | $V_{VHOLDL}, V_{VOGL}$      | -8.0           | -7.5           | -7.0           | V    | 6                |                                                        |
| Inter-horizontal register transfer clock voltage                          | $V_{HHG1H}, V_{HHG2H}$      | 4.75           | 5.0            | 5.25           | V    | 7                |                                                        |
|                                                                           | $V_{HHG1L}, V_{HHG2L}$      | -8.0           | -7.5           | -7.0           | V    | 7                |                                                        |
|                                                                           | $V_{HHG1M}, V_{HHG2M}$      | -0.05          | 0              | 0.05           | V    | 7                |                                                        |

## Clock Equivalent Circuit Constant

| Item                                                                 | Symbol          | Min. | Typ. | Max. | Unit     | Remarks |
|----------------------------------------------------------------------|-----------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND                  | $C\phi_{V1}$    |      | 820  |      | pF       |         |
|                                                                      | $C\phi_{V2}$    |      | 820  |      | pF       |         |
|                                                                      | $C\phi_{V3}$    |      | 820  |      | pF       |         |
| Capacitance between vertical transfer clocks                         | $C\phi_{V12}$   |      | 3300 |      | pF       |         |
|                                                                      | $C\phi_{V23}$   |      | 2200 |      | pF       |         |
|                                                                      | $C\phi_{V31}$   |      | 2200 |      | pF       |         |
| Capacitance between vertical final stage accumulation clock and GND  | $C\phi_{VHOLD}$ |      | 19   |      | pF       |         |
| Capacitance between vertical final stage transfer clock and GND      | $C\phi_{VOG}$   |      | 12   |      | pF       |         |
| Capacitance between inter-horizontal register transfer clock and GND | $C\phi_{HHG1}$  |      | 19   |      | pF       |         |
|                                                                      | $C\phi_{HHG2}$  |      | 19   |      | pF       |         |
| Capacitance between horizontal transfer clock and GND                | $C\phi_{H1}$    |      | 68   |      | pF       |         |
|                                                                      | $C\phi_{H2}$    |      | 68   |      | pF       |         |
| Capacitance between horizontal transfer clocks                       | $C\phi_{HH}$    |      | 47   |      | pF       |         |
| Capacitance between reset gate clock and GND                         | $C\phi_{RG}$    |      | 10   |      | pF       |         |
| Capacitance between substrate clock and GND                          | $C\phi_{SUB}$   |      | 400  |      | pF       |         |
| Vertical transfer clock series resistor                              | $R_1, R_2, R_3$ |      | 22   |      | $\Omega$ |         |
| Vertical transfer clock ground resistor                              | $R_{GND}$       |      | 15   |      | $\Omega$ |         |
| Horizontal transfer clock series resistor                            | $R\phi_{H1}$    |      | 24   |      | $\Omega$ |         |
|                                                                      | $R\phi_{H2}$    |      | 24   |      | $\Omega$ |         |




Vertical transfer clock equivalent circuit




Horizontal transfer clock equivalent circuit

## Drive Clock Waveform Conditions


### (1) Readout clock waveform




### (2) Vertical transfer clock waveform




#### (4) Reset gate clock waveform





#### (4) Reset gate clock waveform


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$
$$V_{ORG} = V_{RGH} - V_{RGL}$$

### (5) Substrate clock waveform



**(6) Vertical final stage accumulation clock waveform · Vertical final stage transfer clock waveform****(7) Inter-horizontal register transfer clock waveform**

## Clock Switching Characteristics

| Item                                             | Symbol                                                 | twh             |      |      | twl  |      |      | tr   |      |      | tf, tf1, tf2 |      |      | Unit | Remarks             |
|--------------------------------------------------|--------------------------------------------------------|-----------------|------|------|------|------|------|------|------|------|--------------|------|------|------|---------------------|
|                                                  |                                                        | Min.            | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min.         | Typ. | Max. |      |                     |
| Readout clock                                    | V <sub>T</sub>                                         | 2.3             | 2.5  |      |      |      |      | 0.4  |      |      | 0.1          |      |      | μs   | During readout      |
| Vertical transfer clock                          | V <sub>φ1</sub> ,<br>V <sub>φ2</sub> , V <sub>φ3</sub> |                 |      |      |      |      |      |      |      |      | 15           |      | 400  | ns   | *1                  |
| Horizontal transfer clock                        | During imaging                                         | H <sub>φ1</sub> | 18   | 23   |      | 21   | 26   |      | 10   | 17.5 |              | 10   | 17.5 | ns   | *2                  |
|                                                  |                                                        | H <sub>φ2</sub> | 21   | 26   |      | 18   | 23   |      | 10   | 15   |              | 10   | 15   |      |                     |
|                                                  | During parallel-serial conversion                      | H <sub>φ1</sub> |      |      |      |      |      | 0.01 |      |      | 0.01         |      |      | μs   |                     |
|                                                  |                                                        | H <sub>φ2</sub> |      |      |      |      |      | 0.01 |      |      | 0.01         |      |      |      |                     |
| Reset gate clock                                 | φ <sub>RG</sub>                                        | 11              | 14   |      |      | 49   |      | 2    |      |      | 2            |      |      | ns   |                     |
| Substrate clock                                  | φ <sub>SUB</sub>                                       | 1.4             | 1.6  |      |      |      |      |      | 0.4  |      |              | 0.4  |      | μs   | During drain charge |
| Vertical final stage accumulation/transfer clock | VHOLD <sub>φ</sub>                                     |                 |      |      |      |      |      | 20   |      |      | 20           |      |      | ns   |                     |
|                                                  | VOG <sub>φ</sub>                                       |                 |      |      |      |      |      | 20   |      |      | 20           |      |      | ns   |                     |
| Inter-horizontal register transfer clock         | HHG <sub>φ1</sub>                                      |                 |      |      |      |      |      | 20   |      |      | 20           |      |      | ns   |                     |
|                                                  | HHG <sub>φ2</sub>                                      |                 |      |      |      |      |      | 20   |      |      | 20           |      |      | ns   |                     |

\*1 When vertical transfer clock driver CXD1268M is used.

\*2  $t_f \geq t_r - 2\text{ns}$ , and the cross-point voltage ( $V_{CR}$ ) for the H<sub>φ1</sub> rising side of the H<sub>φ1</sub> and H<sub>φ2</sub> waveforms must be at least 2.5V.

| Item                      | Symbol                            | two  |      |      | Unit | Remarks |
|---------------------------|-----------------------------------|------|------|------|------|---------|
|                           |                                   | Min. | Typ. | Max. |      |         |
| Horizontal transfer clock | H <sub>φ1</sub> , H <sub>φ2</sub> | 24   | 29   |      | ns   | *3      |

\*3 The overlap period for twh and twl of horizontal transfer clocks H<sub>φ1</sub> and H<sub>φ2</sub> is two.


## Image Sensor Characteristics

(Ta = 25°C)


| Item                                     | Symbol       | Min. | Typ.  | Max.  | Unit | Measurement method | Remarks   |
|------------------------------------------|--------------|------|-------|-------|------|--------------------|-----------|
| G sensitivity                            | Sg           | 170  | 250   |       | mV   | 1                  |           |
| Sensitivity comparison                   | R            | Rr   | 0.3   | 0.45  | 0.6  |                    | 1         |
|                                          | B            | Rb   | 0.4   | 0.55  | 0.7  |                    | 1         |
| Saturation signal                        | Vsat         | 375  |       |       | mV   | 2                  | Ta = 60°C |
| Smear                                    | Sm           |      | 0.003 | 0.007 | %    | 3                  |           |
| Video signal shading                     | SHg          |      |       | 25    | %    | 4                  | Zone 0    |
| Uniformity between video signal channels | $\Delta$ Srg |      |       | 8     | %    | 5                  |           |
|                                          | $\Delta$ Sbg |      |       | 8     | %    | 5                  |           |
| Dark signal                              | Vdt          |      |       | 2     | mV   | 6                  | Ta = 60°C |
| Dark signal shading                      | $\Delta$ Vdt |      |       | 1     | mV   | 7                  | Ta = 60°C |
| Lag                                      | Lag          |      |       | 0.5   | %    | 8                  |           |

**Note)** All the characteristic data of this image sensor was yielded when the sensor was operated in the 1/50s interlaced mode.

## Zone Definition of Video Signal Shading



## Measurement System



**Note)** Adjust the amplifier gain so that the gain between [\*A] and [\*C], and between [\*B] and [\*D] equals 1.

## Composition of color coding and output signal


The color filters of this image sensor are arranged in the layout shown in the figure below.

|    |    |    |    |
|----|----|----|----|
| Gb | B  | Gb | B  |
| R  | Gr | R  | Gr |
| Gb | B  | Gb | B  |
| R  | Gr | R  | Gr |

Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.

## Readout modes

The output methods for the two readout modes indicated below are now described.



### 1. 1/50s interlaced

In this mode, the signals are output in a 1/50s period using the two output pins ( $V_{OUT1}$ ,  $V_{OUT2}$ ).

The signals from two adjacent horizontal lines are simultaneously output from the respective output pins.

The lines output from the output pins are changed over with each field. The  $V_{OUT1}$  signal after it has passed through the CDS and other external circuits or the signal produced by adding the  $V_{OUT1}$  and  $V_{OUT2}$  signals accommodate interlaced scanning. In the Odd field, R signal and Gr signal are output from  $V_{OUT1}$  pin and Gb signal and B signal are output from  $V_{OUT2}$  pin. In the Even field, Gb signal and B signal are output from  $V_{OUT1}$  pin and R signal and Gr signal are output from  $V_{OUT2}$  pin.

### 2. 1/25s non-interlaced

In this mode, the signals are output in a 1/25s period using only one output pin ( $V_{OUT1}$ ).

Unlike the 1/50s interlaced mode described above, the external circuit can be simplified. The imaging characteristics also differ from those of the other modes. R signal and Gr signal lines and Gb signal and B signal lines are output sequentially from  $V_{OUT1}$  pin only.

## Image Sensor Characteristics Measurement Method

### © Measurement conditions

- 1) In the following measurements, the substrate voltage is set to the value indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr/Gb signal output or R/B signal output of signal output 1 in the measurement system.
- 3) In the following measurements, this image sensor is operated in 1/50s interlaced mode.

### © Definition of standard imaging conditions

- 1) Standard imaging condition I:

Use a pattern box (luminance 706cd/m<sup>2</sup>, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

- 2) Standard imaging condition II :

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. G sensitivity, sensitivity comparison

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs ( $V_{Gr}$ ,  $V_{Gb}$ ,  $V_R$  and  $V_B$ ) at the center of each Gr, Gb, R and B channel screens, and substitute the values into the following formula.

$$V_G = (V_{Gr} + V_{Gb})/2$$

$$S_g = V_G \times \frac{100}{50} \text{ [mV]}$$

$$R_r = V_R/V_G$$

$$R_b = V_B/V_G$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 120mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 120mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output ( $G_{ra}$ ,  $G_{ba}$ ,  $R_a$  and  $B_a$ ), and then adjust the luminous intensity to 500 times the intensity with average value of the Gr signal output, 120mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value ( $S_{m1}$  [mV]) of signal output 1 and the maximum value ( $S_{m2}$  [mV]) of signal output 2, and substitute the values into the following formula.

$$S_m = \frac{S_{m1} + S_{m2}}{2} \div \frac{G_{ra} + G_{ba} + R_a + B_a}{4} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [%]} \text{ (1/10V method conversion value)}$$

#### 4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Gr signal output is 120mV. Then measure the maximum (Grmax [mV]) and minimum (Grmin [mV]) values of the Gr signal output and substitute the values into the following formula.

$$SHg = (Gr_{max} - Gr_{min})/120 \times 100 [\%]$$

#### 5. Uniformity between video signal channels

After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of R signal, and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of B signal. Substitute the values into the following formula.

$$\Delta Srg = (R_{max} - R_{min})/120 \times 100 [\%]$$

$$\Delta Sbg = (B_{max} - B_{min})/120 \times 100 [\%]$$

#### 6. Dark signal

Measure the average value of the signal output 1 (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

#### 7. Dark signal shading


After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output 1 and substitute the values into the following formula.

$$\Delta Vdt = Vd_{max} - Vd_{min} [mV]$$


#### 8. Lag

Adjust the Gr signal output value generated by strobe light to 120mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

$$Lag = (Vlag/120) \times 100 [\%]$$




# Drive Circuit




# Spectral Sensitivity Characteristics

(Includes lens characteristics, excludes light source characteristics)




## Sensor Readout Clock Timing Chart


1/50s interlaced mode



Drive Timing Chart (Vertical Sync)    1/50s interlaced mode



Drive Timing Chart (Horizontal Sync)    1/50s interlaced mode



## Notes on Handling

### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- Either handle bare handed or use non-chargeable gloves, clothes or material.  
Also use conductive shoes.
- When handling directly use an earth band.
- Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- Ionized air is recommended for discharge when handling CCD image sensor.
- For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

### 2) Soldering

- Make sure the package temperature does not exceed 80°C.
- Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.


### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- Perform all assembly operations in a clean room (class 1000 or less).
- Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

### 4) Installing (attaching)

- Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



- If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portions. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The upper and lower ceramic are joined by low melting point glass. Therefore, care should be taken not to perform the following actions as this may cause cracks.
- Applying repeated bending stress to the outer leads.
  - Heating the outer leads for an extended period with a soldering iron.
  - Rapidly cooling or heating the package.
  - Applying any load or impact to a limited portion of the low melting point glass using tweezers or other sharp tools.
  - Prying at the upper or lower ceramic using the low melting point glass as a fulcrum.

Note that the same cautions also apply when removing soldered products from boards.


- e) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

#### 5) Others

- a) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. When high luminance objects are imaged with the exposure level control by electronic-iris, the luminance of the image-plane may become excessive and discolor of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.

Package Outline Unit: mm

22pin DIP (600mil)



1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference.
3. The bottom "C" of the package is the height reference.
4. The center of the effective image area, relative to "B" and "B'" is (H, V) = (9.0, 7.55) ± 0.15mm.
5. The rotation angle of the effective image area relative to H and V is ± 1°.
6. The height from the bottom "C" to the effective image area is 1.41 ± 0.15mm.
7. The tilt of the effective image area relative to the bottom "C" is less than 60μm.
8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
9. The notches on the bottom must not be used for reference of fixing.

PACKAGE STRUCTURE

|                  |             |
|------------------|-------------|
| PACKAGE MATERIAL | Cer-DIP     |
| LEAD TREATMENT   | TIN PLATING |
| LEAD MATERIAL    | 42 ALLOY    |
| PACKAGE WEIGHT   | 2.6g        |