# SONY


# ICX077AK

# Diagonal 3.6mm (Type 1/5) CCD Image Sensor for PAL Color Video Cameras

# Description

The ICX077AK is an interline CCD solid-state image sensor suitable for PAL color video cameras. This device possesses a number of pixels that is compatible with both SIF and CIF, and offers excellent cost performance due to the adoption of an ultra-small image size and a 10 mm-square 14-pin plastic package. High sensitivity and low dark current are achieved through the use of Ye, Cy, Mg, and G complementary color mosaic filters and through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip features a field period readout system and an electronic shutter with variable charge-storage time.



#### **Features**

- · High sensitivity and low dark current
- · Low smear
- Excellent antiblooming characteristics
- Ye, Cy, Mg, and G complementary color mosaic filters on chip
- Horizontal register: 5V drive (drive frequency: 6.75MHz)
- Reset gate: 5V drive (no adjustment of bias)

# **Device Structure**

• Image size: Diagonal 3.6mm (Type 1/5)

• Number of effective pixels: 358 (H) × 583 (V) approx. 210K pixels

• Total number of pixels: 379 (H) × 597 (V) approx. 230K pixels

• Interline CCD image sensor

• Chip size: 3.75mm (H) × 3.30mm (V) • Unit cell size: 8.20µm (H) × 3.75µm (V)


Optical black: Horizontal (H) direction: Front 2 pixels, rear 19 pixels

Vertical (V) direction: Front 12 pixels, rear 2 pixels
Horizontal 14

Number of dummy bits: Horizontal 14

Vertical 1 (even fields only)

• Substrate material: Silicon




Optical black position (Top View)

1 –

# **Block Diagram and Pin Configuration**

(Top View)



Note) : Photo sensor

# **Pin Description**

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vф4	Vertical register transfer clock	8	VDD	Supply voltage
2	Vфз	Vertical register transfer clock	9	GND	GND
3	Vф2	Vertical register transfer clock	10	SUB	Substrate (overflow drain)
4	Vф1	Vertical register transfer clock	11	VL	Protective transistor bias
5	Cgg	Output amplifier gate*1	12	RG	Reset gate clock
6	GND	GND	13	Нф1	Horizontal register transfer clock
7	Vоит	Signal output	14	Нф2	Horizontal register transfer clock

<sup>\*1</sup> DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1µF or more.

# **Absolute Maximum Ratings**

	Item	Ratings	Unit	Remarks
Substrate voltage	SUB – GND	-0.3 to +55	V	
Supply voltage	VDD, VOUT, Cgg – GND	-0.3 to +18	V	
Supply voltage	VDD, VOUT, Cgg – SUB	-55 to +12	V	
Clock input	Vφ1, Vφ2, Vφ3, Vφ4 – GND	-15 to +20	V	
voltage	Vφ1, Vφ2, Vφ3, Vφ4 – SUB	to +12	V	
Voltage difference	between vertical clock input pins	to +15	V	*2
Voltage difference	between horizontal clock input pins	to +17	V	
Hφ1, Hφ2 – Vφ4		-17 to +17	V	
Ηφ1, Ηφ2 – GND		-10 to +15	V	
Hφ1, Hφ2 − SUB		-55 to +10	V	
VL – SUB		-65 to +0.3	V	
Vф1, Vф3, VDD, VOL	л — VL	-0.3 to +27.5	V	*3
RG – GND		-0.3 to +22.5	V	
V <sub>0</sub> 2, V <sub>0</sub> 4, C <sub>G</sub> G, H <sub>0</sub>	1, Hφ2, GND – VL	-0.3 to +17.5	V	
Storage temperatu	ıre	-30 to +80	°C	
Operating tempera	ature	-10 to +60	°C	

<sup>\*2 +27</sup>V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

<sup>\*3</sup> When CgG or GND (Pin 6) are grounded.

<sup>-0.3</sup> to + 17.5V when Cgg and GND (Pin 6) are to be disconnected.

#### **Bias Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	VDD	14.25	15.0	15.75	V	
Substrate voltage adjustment range	VsuB	5.0		12.75	V	*1
Substrate voltage adjustment precision		Indicated voltage – 0.1	Indicated voltage	Indicated voltage + 0.1	V	
Protective transistor bias	VL					

### **DC Characteristics**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	IDD		3	5	mA	
Input current	lin1			1	μΑ	*3
Input current	I <sub>IN2</sub>			10	μΑ	*4

<sup>\*1</sup> Indications of substrate voltage (Vsub) setting value

The setting value of the substrate voltage is indicated on the back of image sensor by a special code. Adjust the substrate voltage (VsuB) to the indicated voltage.

VsuB code

Code and optimal setting correspond to each other as follows.

Vsuв code	_	=	0	1	2	3	4	6	7	8	9	Α	С	d
Optimal setting	5.0	5.25	5.5	5.75	6.0	6.25	6.5	6.75	7.0	7.25	7.5	7.75	8.0	8.25
	•					•								
Vsuв code	Е	f	G	h	J	K	L	m	N	Р	R	S	U	V
VsuB code Optimal setting	E 8.5	f 8.75		h 9.25	J 9.5	K 9.75	L 10.0			·		S 11.25	U 11.5	V 11.75

Vsuв code	W	Х	Υ	Z
Optimal setting	12.0	12.25	12.5	12.75

<Example> "L"  $\rightarrow$  VsuB = 10.0V

- \*3 1) Current to each pin when 16V is applied to VDD, VOUT, RG, CGG, GND (Pin 6), and SUB pins, while pins that are not tested are grounded.
  - 2) Current to each pin when 20V is applied sequentially to V<sub>φ1</sub>, V<sub>φ2</sub>, V<sub>φ3</sub>, and V<sub>φ4</sub> pins, while pins that are not tested are grounded. However, 20V is applied to SUB pin.
  - 3) Current to each pin when 15V is applied sequentially to  $H\phi_1$  and  $H\phi_2$  pins, while pins that are not tested are grounded. However, 15V is applied to SUB pin.
  - 4) Current to  $V_L$  pin when 25V is applied to  $V\phi_1$ ,  $V\phi_3$ ,  $V_{DD}$ , and  $V_{OUT}$  pins or when, 15V is applied to  $V\phi_2$ ,  $V\phi_4$ ,  $H\phi_1$ , and  $H\phi_2$  pins, while  $V_L$  pin is grounded. However, GND and SUB pins are left open.
  - 5) Current to GND pin when 20V is applied to the RG pin and the GND pin is grounded.

<sup>\*2</sup> VL setting is the VvL voltage of the vertical transfer clock waveform, or the same power supply as the VL power supply for the V driver should be used.


<sup>\*4</sup> Current to SUB pin when 55V is applied to SUB pin, while all pins that are not tested are grounded.


# **Clock Voltage Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	Vvт	14.25	15.0	15.75	V	1	
	VvH1, VvH2	-0.05	0	0.05	V	2	Vvh = (Vvh1 + Vvh2)/2
	VvH3, VvH4	-0.2	0	0.05	V	2	(**************************************
	VVL1, VVL2, VVL3, VVL4	-8.5	-8.0	-7.5	V	2	VVL = (VVL3 + VVL4)/2
Vertical transfer clock	Vφv	7.3	8.0	8.55	V	2	$V\phi V = VVHN - VVLN$ (n = 1 to 4)
voltage	Vvнз — Vvн	-0.25		0.1	V	2	
	VvH4 – VvH	-0.25		0.1	V	2	
	Vvнн			0.3	V	2	High-level coupling
	VvhL			0.3	V	2	High-level coupling
	Vvlh			0.3	V	2	Low-level coupling
	VVLL			0.3	V	2	Low-level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	VHL	-0.05	0	0.05	V	3	
Reset gate clock	V¢RG	4.5	5.0	5.5	V	4	Input through 0.01µF capacitance
voltage	Vrglh – Vrgll			0.8	V	4	Low-level coupling
	VRGH	VDD + 0.3	VDD + 0.6	VDD + 0.9	٧	4	
Substrate clock voltage	Vфѕив	21.25	22.5	23.75	V	5	

# **Clock Equivalent Circuit Constant**


Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer	Сф∨1, Сф∨3		520		pF	
clock and GND	Сф∨2, Сф∨4		390		pF	
	СфV12, СфV34		220		pF	
Capacitance between vertical transfer clocks	СфV23, СфV41		150		pF	
	СфV13, СфV24		39		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		24		pF	
Capacitance between horizontal transfer clocks	Сфнн		18		pF	
Capacitance between reset gate clock and GND	Сфяс		3		pF	
Capacitance between substrate clock and GND	Сфѕив		170		pF	
Vertical transfer clock series resistor	R1, R2, R3, R4		100		Ω	
Vertical transfer clock ground resistor	RGND		15		Ω	
Horizontal transfer clock series resistor	Rфн		30		Ω	
Reset gate clock series resistor	Rørg		39		Ω	





Vertical transfer clock equivalent circuit

Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit

SONY


ICX077AK

# **Drive Clock Waveform Conditions**

# (1) Readout clock waveform



# (2) Vertical transfer clock waveform




VvH = (VvH1 + VvH2)/2


 $V \lor L = (V \lor L3 + V \lor L4)/2$ 

 $V\phi V = VVHN - VVLN (n = 1 to 4)$ 

# (3) Horizontal transfer clock waveform



# (4) Reset gate clock waveform




 $V_{RGLH}$  is the maximum value and  $V_{RGLL}$  is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition,  $V_{RGL}$  is the average value of  $V_{RGLH}$  and  $V_{RGLL}$ .

VRGL = (VRGLH + VRGLL) /2

Assuming VRGH is the minimum value during the interval twh, then:

 $V\phi RG = VRGH - VRGL$ 

# (5) Substrate clock waveform



# **Clock Switching Characteristics**

Item	Symbol	twh			twl			tr			tf		Unit	Remarks		
item	Symbol		Тур.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Offic	INCINAINS	
Readout clock	VT	2.3	2.5						0.5			0.5		μs	During readout	
Vertical transfer clock	V\$1, V\$2, V\$3, V\$4										15		250	ns	*1	
	Нφ	55	67		55	67			9	18		7	18	ns	During imaging	
Horizontal transfer clock	Нф1		5.6						0.007			0.007		μs	During	
	Нф2					5.6			0.007			0.007		μs	parallel-serial conversion	
Reset gate clock	φRG	25	34			107			8			5		ns		
Substrate clock	фѕив	1.5	1.65							0.5			0.5	110	During drain charge	


<sup>\*1</sup> When vertical transfer clock driver CXD1267 is used. tr and tf are defined by the rise and fall times for 10% to 90% of the interval between VVL and VVH.

# **Image Sensor Characteristics**


 $(Ta = 25^{\circ}C)$ 

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	220	300		mV	1	
Saturation signal	Ysat	630			mV	2	Ta = 60°C
Smear	Sm		0.007	0.012	%	3	
Video signal shading	SHy			25	%	4	Zone II'
Uniformity between video	ΔSr			10	%	5	
signal channels	ΔSb			10	%	5	
Dark signal	Ydt			2	mV	6	Ta = 60°C
Dark signal shading	ΔYdt			1	mV	7	Ta = 60°C
Flicker Y	Fy			5	%	8	
Flicker R-Y	Fcr			5	%	8	
Flicker B-Y	Fcb			5	%	8	
Line crawl R	Lcr			3	%	9	
Line crawl G	Lcg			3	%	9	
Line crawl B	Lcb			5	%	9	
Line crawl W	Lcw			3	%	9	
Lag	Lag			0.5	%	10	

# **Zone Definition of Video Signal Shading**



# **Measurement System**



**Note)** Adjust the amplifier gain so that the gain between [\*A] and [\*Y], and between [\*A] and [\*C] equals 1.

SONY

ICX077AK


## **Image Sensor Characteristics Measurement Method**

#### Measurement conditions

1) In the following measurements, the substrate voltage is set to the value indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.

2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of Y signal output or chroma signal output of the measurement system.

#### Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals



**Color Coding Diagram** 

As shown in the left figure, fields are read out. The charge is mixed by pairs such as A1 and A2 in the A field (pairs such as B in the B field).

As a result, the sequence of charges output as signals from the horizontal shift register (Hreg) is, for line A1, (G + Cy), (Mg + Ye), (G + Cy), and (Mg + Ye).

These signals are processed to form the Y signal and chroma (color difference) signal. The Y signal is formed by adding adjacent signals, and the chroma signal is formed by subtracting adjacent signals. In other words, the approximation:

$$Y = \{(G + Cy) + (Mg + Ye)\} \times 1/2$$
  
= 1/2 {2B + 3G + 2R}

is used for the Y signal, and the approximation:

$$R - Y = \{(Mg + Ye) - (G + Cy)\}$$
  
=  $\{2R - G\}$ 

is used for the chroma (color difference) signal. For line A2, the signals output from Hreg in sequence are

$$(Mg + Cy)$$
,  $(G + Ye)$ ,  $(Mg + Cy)$ ,  $(G + Ye)$ .

The Y signal is formed from these signals as follows:

$$Y = \{(G + Ye) + (Mg + Cy)\} \times 1/2$$
  
= 1/2 {2B + 3G + 2R}

This is balanced since it is formed in the same way as for line A1. In a like manner, the chroma (color difference) signal is approximated as follows:

$$-(B-Y) = \{(G + Ye) - (Mg + Cy)\}\$$
  
=  $-\{2B-G\}$ 

In other words, the chroma signal can be retrieved according to the sequence of lines from R-Y and -(B-Y) in alternation. This is also true for the B field.

# Definition of standard imaging conditions

#### 1) Standard imaging condition I:

Use a pattern box (luminance 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

#### 2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the Y signal (Ys) at the center of the screen and substitute the value into the following formula.

$$S = Ys \times \frac{250}{50} [mV]$$

#### 2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of the Y signal output, 200mV, measure the minimum value of the Y signal.

#### 3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with the average value of the Y signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (YSm [mV]) of the Y signal output and substitute the value into the following formula.

$$Sm = \frac{YSm}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [\%] (1/10V method conversion value)}$$

#### 4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Y signal output is 200mV. Then measure the maximum (Ymax [mV]) and minimum (Ymin [mV]) values of the Y signal and substitute the values into the following formula.

SHy = 
$$(Ymax - Ymin)/200 \times 100$$
 [%]

#### 5. Uniformity between video signal channels

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the maximum (Crmax, Cbmax [mV]) and minimum (Crmin, Cbmin [mV]) values of the R - Y and B - Y channels of the chroma signal and substitute the values into the following formula.

$$\Delta Sr = I (Crmax - Crmin)/200 I \times 100 [\%]$$
  
 $\Delta Sb = I (Cbmax - Cbmin)/200 I \times 100 [\%]$ 

#### 6. Dark signal

Measure the average value of the Y signal output (Ydt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

SONY ICX077AK

#### 7. Dark signal shading

After measuring 6, measure the maximum (Ydmax [mV]) and minimum (Ydmin [mV]) values of the Y signal output and substitute the values into the following formula.

$$\Delta Ydt = Ydmax - Ydmin [mV]$$

#### 8. Flicker

1) Fy

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the difference in the signal level between fields ( $\Delta$ Yf [mV]). Then substitute the value into the following formula.

$$Fy = (\Delta Yf/200) \times 100 [\%]$$

#### 2) Fcr, Fcb

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, insert an R or B filter, and then measure both the difference in the signal level between fields of the chroma signal ( $\Delta$ Cr,  $\Delta$ Cb) as well as the average value of the chroma signal output (CAr, CAb). Substitute the values into the following formula.

Fci = 
$$(\Delta \text{Ci/CAi}) \times 100 \text{ [\%]}$$
 (i = r, b)

# 9. Line crawls


Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then insert a white subject and R, G, and B filters and measure the difference between Y signal lines for the same field ( $\Delta$ Ylw,  $\Delta$ Ylr,  $\Delta$ Ylg,  $\Delta$ Ylb [mV]). Substitute the values into the following formula.

Lci = 
$$(\Delta Y li/200) \times 100 [\%]$$
 (i = w, r, g, b)


#### 10. Lag


Adjust the Y signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Ylag). Substitute the value into the following formula.


Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)



# **Sensor Readout Clock Timing Chart**







**SONY** ICX077AK

# **Notes on Handling**

#### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

#### 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.


### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

#### 4) Installing (attaching)

a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)




b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the lead bend repeatedly and the metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

#### 5) Others

- a) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. When high luminance objects are imaged with the exposure level control by electronic-iris, the luminance of the image-plane may become excessive and discolor of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) The brown stain may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
- d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.



The cross section of lead frame can be seen on the side of the package for structure A.


Unit: mm Package Outline



5.0

4

2.5



"A" is the center of the effective image area.

The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference. ς.

The bottom "C" of the package, and the top of the cover glass "D" are the height reference. რ

9.2

0.1

7.0

The center of the effective image area relative to "**B**" and "**B**" is (H, V) =  $(5.0, 5.0) \pm 0.15$ mm. 4.

The rotation angle of the effective image area relative to H and V is  $\pm$  1°. 5

The height from the bottom "C" to the effective image area is 1.41  $\pm$  0.10mm. The height from the top of the cover glass "D" to the effective image area is 1.94  $\pm$  0.15mm. 9

£.0 ± ∂.£

 $(\Xi)$ 

0.3

 $\oplus$ 

PACKAGE STRUCTURE

GOLD PLATING

Plastic

PACKAGE MATERIAL

LEAD TREATMENT

42 ALLOY

0.6g

PACKAGE WEIGHT LEAD MATERIAL

0.3 72. 0.46

1.27

The tilt of the effective image area relative to the bottom "C" is less than 40µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 40µm. 7

The thickness of the cover glass is 0.75mm, and the refractive index is 1.5. ω.

The notch of the package is used only for directional index, that must not be used for reference <u>ග</u>

-19-

0.

3.0

8.9

I

0.8

2.5

0.7

m